Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ZL40292LDF1 Datasheet(PDF) 13 Page - Microsemi Corporation

Part # ZL40292LDF1
Description  20-Output DB2000Q Buffer with Ultra Low Additive Jitter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

ZL40292LDF1 Datasheet(HTML) 13 Page - Microsemi Corporation

Back Button ZL40292LDF1 Datasheet HTML 9Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 10Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 11Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 12Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 13Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 14Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 15Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 16Page - Microsemi Corporation ZL40292LDF1 Datasheet HTML 17Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
Data Sheet
ZL40292
ZL40292
March 2019
© 2019 Microsemi Corporation
13
Programming via SMBus
The address selection is done via SA_0 and SA_1 tri-level hardware pins, which select the appropriate address for
the device. The two tri-level input pins that can configure the ZL40292 to nine different addresses (refer to Table 14
for VIL_Tri, VIM_Tri, VIH_Tri signal level).
Table 4 SMBus Address Table
SA_1
SA_0
SMBus Address
L
L
D8
L
M
DA
L
H
DE
M
L
C2
M
M
C4
M
H
C6
H
L
CA
H
M
CC
H
H
CE
SMBus Byte Read/Write
Reading or writing a register in a SMBus slave device in byte mode always involves specifying the register number.
Read. The standard byte read is as shown in Figure 11. It is an extension of the byte write. The write start condition is
repeated then the slave device starts sending data and the master acknowledges it until the last byte is sent. The
master terminates the transfer with a NAK then a stop condition. For byte operation, the 2*7th bit of the command byte
must be set. For block operations, the 2*7th bit must be reset. If the bit is not set, the next byte must be the byte
transfer count.
Figure 11.
SMBus Byte Read
T
Slave
Command
r
Slave
A
N
P
Wr
Rd
StarT
Condition
Command
Register #
to read
2*7 bit = 1
repeat starT
Acknowledge
Not ack
stoP
Condition
Master
drive Bus
Slave
drive Bus
1
7
1
1
8
1
1
8
1
1
8
1
1
A
A
Data Byte 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com