VN9D30Q100F datasheet(21/100 Pages) STMICROELECTRONICS

21 / 100 page

Table 18. Operating codes

OC1

OC0

Meaning

Write operation

Read operation

Read and clear status operation

Read device information

Write mode

The write mode of the device allows to write the content of the input data byte into the addressed register (see list

of registers in Section 1 ). Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

During the same sequence the outgoing data are shifted out MSB first on the falling edge of the CSN pin and the

subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte,

second and third bytes to the previous content of the addressed register.

Figure 9. SPI write operation

SDI

SDO

CSN

MSB

Address

Command Byte

(8 bits)

Global Status Byte

MSB

LSB

MSB

(previous content of register)

Data

(16 bits)

Data

LSB

GADG1010171330PS

Read mode

The read mode of the device allows to read and to check the state of any register.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

The command byte allows to determine which register content is read, whilst the other two data bytes are "don’t

care".

In case of a read mode on an unused address, the global status/error byte on the SDO pin is followed by 0x0000

word.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register

contents are frozen during the SPI communication.

VN9D30Q100F

SPI protocol

DS13246 - Rev 4

page 21/100

VN9D30Q100F Datasheet(PDF) 21 Page - STMicroelectronics

VN9D30Q100F Datasheet(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL