Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

85311AMILF Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # 85311AMILF
Description  Low Skew, 1-to-2, Differential-to-2.5V, 3.3V LVPECL/ ECL Fanout Buffer
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

85311AMILF Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button 85311AMILF Datasheet HTML 2Page - Renesas Technology Corp 85311AMILF Datasheet HTML 3Page - Renesas Technology Corp 85311AMILF Datasheet HTML 4Page - Renesas Technology Corp 85311AMILF Datasheet HTML 5Page - Renesas Technology Corp 85311AMILF Datasheet HTML 6Page - Renesas Technology Corp 85311AMILF Datasheet HTML 7Page - Renesas Technology Corp 85311AMILF Datasheet HTML 8Page - Renesas Technology Corp 85311AMILF Datasheet HTML 9Page - Renesas Technology Corp 85311AMILF Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
6
©2016 Integrated Device Technology, Inc.
Revision B, February 18, 2016
85311I Datasheet
Additive Phase Jitter (3.3V)
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
Offset Frequency (Hz)
Additive Phase Jitter @ 156.25MHz
12kHz to 20MHz = 0.14ps (typical)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com