DSPIC30F datasheet(130/248 Pages) MICROCHIP

130 / 248 page

dsPIC30F

DS70083G-page 128

Preliminary

 2004 Microchip Technology Inc.

17.5.6

TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups,

each including various conditions

that

generate

interrupts:

• Transmit Interrupt:

At least one of the three transmit buffers is empty

(not scheduled) and can be loaded to schedule a

message for transmission. Reading the TXnIF

flags will indicate which transmit buffer is available

and caused the interrupt.

• Transmit Error Interrupts:

A transmission error interrupt will be indicated by

the ERRIF flag. This flag shows that an error con-

dition occurred. The source of the error can be

determined by checking the error flags in the CAN

Interrupt Status register, CiINTF. The flags in this

- Transmitter Warning Interrupt:

The TXWAR bit indicates that the transmit error

counter has reached the CPU warning limit of

96.

- Transmitter Error Passive:

The TXEP bit (CiINTF<12>) indicates that the

transmit error counter has exceeded the error

passive limit of 127 and the module has gone to

error passive state.

- Bus Off:

The TXBO bit (CiINTF<13>) indicates that the

transmit error counter has exceeded 255 and

the module has gone to the bus off state.

17.6

Baud Rate Setting

All nodes on any particular CAN bus must have the

same nominal bit rate. In order to set the baud rate, the

following parameters have to be initialized:

• Synchronization Jump Width

• Baud Rate Prescaler

• Phase Segments

• Length determination of Phase Segment 2

• Sample Point

• Propagation Segment bits

17.6.1

BIT TIMING

All controllers on the CAN bus must have the same

baud rate and bit length. However, different controllers

are not required to have the same master oscillator

clock. At different clock frequencies of the individual

controllers, the baud rate has to be adjusted by

adjusting the number of time quanta in each segment.

The nominal bit time can be thought of as being divided

into separate non-overlapping time segments. These

segments are shown in Figure 17-2.

•

Synchronization Segment (Sync Seg)

•

Propagation Time Segment (Prop Seg)

•

Phase Segment 1 (Phase1 Seg)

•

Phase Segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are

made up of integer units of time called time quanta or

Q. By definition, the nominal bit time has a minimum

of 8 T

Q and a maximum of 25 TQ. Also, by definition,

the minimum nominal bit time is 1

µsec corresponding

to a maximum bit rate of 1 MHz.

FIGURE 17-2:

CAN BIT TIMING

Input Signal

Sync

Prop

Segment

Phase

Segment 1

Phase

Segment 2

Sync

Sample Point

DSPIC30F Datasheet(PDF) 130 Page - Microchip Technology

DSPIC30F Datasheet(HTML) 130 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL