Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ICS1526 Datasheet(PDF) 9 Page - Renesas Technology Corp

Part # ICS1526
Description  Integrated Device Technology, Inc.
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS1526 Datasheet(HTML) 9 Page - Renesas Technology Corp

Back Button ICS1526 Datasheet HTML 3Page - Renesas Technology Corp ICS1526 Datasheet HTML 4Page - Renesas Technology Corp ICS1526 Datasheet HTML 5Page - Renesas Technology Corp ICS1526 Datasheet HTML 6Page - Renesas Technology Corp ICS1526 Datasheet HTML 7Page - Renesas Technology Corp ICS1526 Datasheet HTML 8Page - Renesas Technology Corp ICS1526 Datasheet HTML 9Page - Renesas Technology Corp ICS1526 Datasheet HTML 10Page - Renesas Technology Corp ICS1526 Datasheet HTML 11Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 9 / 11 page
background image
MDS1526 P
9
Revision 051310
Integrated Device Technology, Inc. www.idt. com Tech Support: www.idt.com/go/clockhelp
(IDT™/ICS™)
Section 5 AC/DC Operating Conditions
ICS1526 Data Sheet
Table 5-4 AC Characteristics
Parameter
Symbol
Min.
Typical
Max.
Units
Notes
General
VCO Frequency
fVCO
40
400
MHz
Commercial temp. only
40
350
MHz
Industrial temp.
VCO Gain
K
165
MHz/V
AC Inputs
OSC Input Frequency
fOSC
0.02
100
MHz
Analog Input (HSYNC/VSYNC)
HSYNC Input Frequency
fHSYNC
8
10,000
kHz
VSYNC Input Frequency
fVSYNC
30
120
Hz
Input High Voltage
VIH
1.7
5.5
V
Input Low Voltage
VIL
VSS - 0.3
1.1
V
Input Hysteresis
0.2
0.8
V
Schmitt trigger active
SDA, SCL, OSC Digital Inputs
Input High Voltage
VIH
25.5
V
Input Low Voltage
VIL
VSS - 0.3
0.8
V
I2CADDR Digital Input
Input High Voltage
VIH
2
VDD+0.3
V
Input Low Voltage
VIL
VSS - 0.3
0.8
V
SDA Digital Output
SDA Output Low Voltage
VOL
0.4
V
IOUT = 3 mA
SDA Output High Voltage
VOH
6.0
V
Determined by
external Rset resistor
LVCMOS Outputs (CLK, HSYNC_out, VSYNC_out, LOCK)
Output Frequency
Fs
2.5
110
MHz
VDDD = 3.3 V
Duty Cycle
SDC
45
50
55
%
2
Jitter, STJ, RMS
STJ
0.027
ns
30 kHz input to 50
MHz output
Jitter, STJ, pk-pk
STJ
0.200
ns
Jitter, Input-Output
IOJ
2.500
ns
HSYNC in to CLK out
HSYNC to HSYNC_out
propagation delay (without
Schmitt trigger)
29
ns
1
HSYNC to HSYNC_out
propagation delay (with
Schmitt-trigger)
610
ns
1
CLK to HSYNC_out/
VSYNC_out skew
1.0
ns
Clock/ HSYNC_out/
VSYNC_out
Transition Time - Rise
TCR
1.0
1.5
ns
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com