M66291GP datasheet(39/128 Pages) RENESAS

39 / 128 page

M66291GP/HP

Rev 1.01 2004.11.01 page 37 of 122

2.15 Interrupt Status Register 3

Interrupt Status Register 3 (INT_STATUS3)

b15

9876

54321

EPB_EMP_OVR

Bit name

Function

15~7

Reserved. Set it to “0”.

6~0

EPB_EMP_OVR

Buffer Empty/Size Over Interrupt

Read

0 :

No occurrence of interrupt

1 :

Occurrence of interrupt

Write

0 :

Clear interrupt

1 :

Invalid (Ignored when written)

b6 corresponds to EP6, ---b1 corresponds to EP1 and b0

corresponds to EP0.

(1) EPB_EMP_OVR (Buffer Empty/Size Over Interrupt) Bits (b6~b0)

These bits indicate that the received data size exceeds the maximum packet size or that the buffers of the

endpoints 0 to 6 are empty.

Endpoint 0

When set to control write transfer (ISEL bit = “0”)

The condition for this bit to be set to “1” is as follows:

•

Receives packet data with size exceeding the one set by the EP0 Packet Size Register

(Size-over detection).

In this case, the EP0_PID bits are set to STALL response.

Further the CTRT bit sets to “1” if the SERR bit is set to “1”.

This bit is set to “1” when size-over is detected, irrespective of the EP0_PID bit setting.

When set to control read transfer (ISEL bit = “1”)

The condition for this bit to be set to “1” is as follows:

• When the IVAL bit of the EP0_FIFO Control Register changes from “1” to “0”.

• When transmit data exist in the buffer for EP0_FIFO and “1” is written to the BCLR bit.

Endpoint 1~6

When set to OUT buffer (EPi_DIR bit = “0”)

The condition for this bit to be set to “1” is as follows:

• Receives packet data with size exceeding the one set by the EPi_MXPS bits

(Size-over detection).

The EPi_PID bits are set to STALL response.

This bit isn’t set to “1” at isochronous transfer.

This bit is set to “1” when size-over is detected, irrespective of the EP0_PID bit setting.

When set to IN buffer (EPi_DIR bit = “1”)

The condition for this bit to be set to “1” is as follows:

• When the data of SIE side buffer are all transmitted with the data not written to the CPU

side buffer (Buffer empty).

The conditions for this bit to be cleared to “0” in all bits are as follows:

•

Writes “0” to this bit.

Note:

Refer to “3.2 FIFO Buffer” for CPU/SIE side.

M66291GP Datasheet(PDF) 39 Page - Renesas Technology Corp

M66291GP Datasheet(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL