Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MCF5484 Datasheet(PDF) 21 Page - Freescale Semiconductor, Inc

Part # MCF5484
Description  Microprocessor Electrical Characteristics
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5484 Datasheet(HTML) 21 Page - Freescale Semiconductor, Inc

Back Button MCF5484 Datasheet HTML 17Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 18Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 19Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 20Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 21Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 22Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 23Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 24Page - Freescale Semiconductor, Inc MCF5484 Datasheet HTML 25Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
General Timing Specifications
MCF548x Integrated Microprocessor Electrical Characteristics, Rev. 2.4
Freescale Semiconductor
21
12
General Timing Specifications
Table 19 lists timing specifications for the GPIO, PSC, FlexCAN, DREQ, DACK, and external interrupts.
13
I2C Input/Output Timing Specifications
Table 20 lists specifications for the I2C input timing parameters shown in Figure 19.
Table 21 lists specifications for the I2C output timing parameters shown in Figure 19.
Table 19. General AC Timing Specifications
Name
Characteristic
Min
Max
Unit
G1
CLKIN high to signal output valid
—
2
PSTCLK
G2
CLKIN high to signal invalid (output hold)
0
—
ns
G3
Signal input pulse width
2
—
PSTCLK
Table 20. I2C Input Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Units
I1
Start condition hold time
2
—
Bus clocks
I2
Clock low period
8
—
Bus clocks
I3
SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V)
—
1
mS
I4
Data hold time
0
—
ns
I5
SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
1
mS
I6
Clock high time
4
—
Bus clocks
I7
Data setup time
0
—
ns
I8
Start condition setup time (for repeated start condition only)
2
—
Bus clocks
I9
Stop condition setup time
2
—
Bus clocks
Table 21. I2C Output Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Units
I11
Start condition hold time
6
—
Bus clocks
I2 1
Clock low period
10
—
Bus clocks
I3 2
SCL/SDA rise time (VIL = 0.5 V to VIH = 2.4 V)
—
—
µS
I4 1
Data hold time
7
—
Bus clocks
I5 3
SCL/SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
3
ns
I6 1
Clock high time
10
—
Bus clocks
I7 1
Data setup time
2
—
Bus clocks
I8 1
Start condition setup time (for repeated start
condition only)
20
—
Bus clocks
I9 1
Stop condition setup time
10
—
Bus clocks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com