Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LXT300Z Datasheet(PDF) 7 Page - Level One

Part # LXT300Z
Description  ADVANCED T1/E1 SHORT-HAUL TRANSCEIVERS
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LVL1 [Level One]
Direct Link  http://www.level1.com/
Logo LVL1 - Level One

LXT300Z Datasheet(HTML) 7 Page - Level One

Back Button LXT300Z Datasheet HTML 3Page - Level One LXT300Z Datasheet HTML 4Page - Level One LXT300Z Datasheet HTML 5Page - Level One LXT300Z Datasheet HTML 6Page - Level One LXT300Z Datasheet HTML 7Page - Level One LXT300Z Datasheet HTML 8Page - Level One LXT300Z Datasheet HTML 9Page - Level One LXT300Z Datasheet HTML 10Page - Level One LXT300Z Datasheet HTML 11Page - Level One Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
ëðæ
)XQFWLRQDO 'HVFULSWLRQ
L1
'ULYHU 3HUIRUPDQFH 0RQLWRU
The transceiver incorporates an advanced Driver Perfor-
mance Monitor (DPM) in parallel with the TTIP and
TRING at the output transformer. The DPM circuitry uses
four comparators and a 150 ns pulse discriminator to filter
glitches. The DPM output level goes high upon detection of
63 consecutive zeros, and is cleared when a one is detected
on the transmit line, or when a reset command is received.
The DPM output also goes High to indicate a ground on
TTIP or TRING. A ground fault induced DPM flag is auto-
matically cleared when the ground condition is corrected
(chip reset is not required).
/LQH &RGH
7KH /;7êíí= DQG /;7êíì= WUDQVPLW GDWD DV D èíø $0,
OLQH FRGH DV VKRZQ LQ )LJXUH êï 3RZHU FRQVXPSWLRQ LV
UHGXFHG E\ DFWLYDWLQJ WKH $0, OLQH GULYHU RQO\ WR WUDQVPLW
D PDUNï 7KH RXWSXW GULYHU LV GLVDEOHG GXULQJ WUDQVPLVVLRQ
RI D VSDFHï
2SHUDWLQJ 0RGHV
The LXT300Z and LXT301Z transceivers can be con-
trolled through hard-wired pins (Hardware Mode). Both
transceivers can also be commanded to operate in one of
several diagnostic modes.
LXT300Z Only:
The LXT300Z can be controlled by a
microprocessor through a serial interface (Host Mode).
The mode of operation is set by the MODE pin logic level.
+RVW 0RGH 2SHUDWLRQ
õ/;7êíí= 2QO\ô
7R DOORZ D KRVW PLFURSURFHVVRU WR DFFHVV DQG FRQWURO WKH
/;7êíí= WKURXJK WKH VHULDO LQWHUIDFHñ 02'( LV VHW WR ìï
7KH VHULDO LQWHUIDFH õ6',î6'2ô XVHV D ìçðELW ZRUG FRQVLVWð
LQJ RI DQ åðELW &RPPDQGî$GGUHVV E\WH DQG DQ åðELW 'DWD
E\WHï )LJXUH é VKRZV WKH VHULDO LQWHUIDFH GDWD VWUXFWXUH DQG
UHODWLYH WLPLQJï
7KH +RVW 0RGH SURYLGHV D ODWFKHG ,QWHUUXSW RXWSXW õINTô
ZKLFK LV WULJJHUHG E\ D FKDQJH LQ WKH /RVV RI 6LJQDO õ/26ô
DQGîRU 'ULYHU 3HUIRUPDQFH 0RQLWRU õ'30ô ELWVï 7KH ,QWHUð
UXSW LV FOHDUHG ZKHQ WKH LQWHUUXSW FRQGLWLRQ QR ORQJHU
H[LVWVñ DQG WKH KRVW SURFHVVRU HQDEOHV WKH UHVSHFWLYH ELW LQ
WKH VHULDO LQSXW GDWD E\WHï +RVW 0RGH DOVR DOORZV FRQWURO RI
WKH VHULDO GDWD DQG UHFHLYH GDWD RXWSXW WLPLQJï 7KH &ORFN
(GJH õ&/.(ô VLJQDO GHWHUPLQHV ZKHQ WKHVH RXWSXWV DUH
YDOLGñ UHODWLYH WR WKH 6HULDO &ORFN õ6&/.ô RU 5&/. DV
OLVWHG LQ 7DEOH êï
7KH /;7êíí= VHULDO SRUW LV DGGUHVVHG E\ VHWWLQJ ELW $é LQ
WKH $GGUHVVî&RPPDQG E\WHñ FRUUHVSRQGLQJ WR DGGUHVV ìçï
7KH /;7êíí= FRQWDLQV RQO\ D VLQJOH RXWSXW GDWD UHJLVWHU VR
QR FRPSOH[ FKLS DGGUHVVLQJ VFKHPH LV UHTXLUHGï 7KH UHJð
LVWHU LV DFFHVVHG E\ FDXVLQJ WKH &KLS 6HOHFW (CS) LQSXW WR
WUDQVLWLRQ IURP +LJK WR /RZï %LW ì RI WKH VHULDO $GGUHVVî
&RPPDQG E\WH SURYLGHV 5HDGî:ULWH FRQWURO ZKHQ WKH FKLS
LV DFFHVVHGï $ ORJLF ì LQGLFDWHV D UHDG RSHUDWLRQñ DQG D
ORJLF í LQGLFDWHV D ZULWH RSHUDWLRQï 7DEOH é OLVWV VHULDO GDWD
RXWSXW ELW FRPELQDWLRQV IRU HDFK VWDWXVï 6HULDO GDWD ,î2 WLPð
LQJ FKDUDFWHULVWLFV DUH VKRZQ LQ WKH 7HVW 6SHFLILFDWLRQV VHFð
WLRQï
+DUGZDUH 0RGH 2SHUDWLRQ
õ/;7êíí= DQG /;7êíì=ô
In Hardware Mode the transceiver is accessed and con-
trolled through individual pins. With the exception of the
INT and CLKE functions, Hardware Mode provides all the
functions provided in the Host Mode. In the Hardware
Mode RPOS and RNEG outputs are valid on the rising
edge of RCLK.
The LXT301Z operates in Hardware
Mode at all times.
LXT300Z Only: To operate in Hardware Mode, MODE
must be set Low. Equalizer Control signals (EC1 through
EC3) are input on the Interrupt, Serial Data In and Serial
Data Out pins. Diagnostic control for Remote Loopback
(RLOOP), Local Loopback (LLOOP), and Transmit All
Ones (TAOS) modes is provided through the individual pins
used to control serial interface timing in the Host Mode.
)LJXUH êã èíø $0, &RGLQJ
77,3
%LW &HOO
ì
ì
í
75,1*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com