NAND04GW3B2BN6F datasheet(33/58 Pages) STMICROELECTRONICS

33 / 58 page

NAND04GW3B2B, NAND08GW3B2A

Data Protection

33/58

If the Start Block Address is the same as the End Block Address, only one block is unlocked.

Only one consecutive area of blocks can be unlocked at any one time. It is not possible to

unlock multiple areas.

Figure 14.

Blocks Unlock Operation

7.3

Blocks Lock-Down

The Lock-Down feature provides an additional level of protection. A Locked-down block

cannot be unlocked by a software command. Locked-Down blocks can only be unlocked by

setting the Write Protect signal to Low for a minimum of 100ns.

Only locked blocks can be locked-down. The command has no affect on unlocked blocks.

Refer to Figure 21: Command Latch AC Waveforms for details on how to issue the

command.

7.4

Block Lock Status

In Block Lock mode (PRL High) the Block Lock Status of each block can be checked by

issuing a Read Block Lock Status command (see Table 7: Commands).

The command consists of:

●

One bus cycle to give the command code

●

Three bus cycles to give the block address

After this, a read cycle will then output the Block Lock Status on the I/O pins on the falling

edge of Chip Enable or Read Enable, whichever occurs last. Chip Enable or Read Enable

do not need to be toggled to update the status.

The Read Block Lock Status command will not be accepted while the device is busy (RB

Low).

The device will remain in Read Block Lock Status mode until another command is issued.

I/O

Start Block Address, 3 cycles

ai08670

23h

Blocks Unlock

Command

Add1

Add2

Add3

24h

Add1

Add2

Add3

End Block Address, 3 cycles

NAND04GW3B2BN6F Datasheet(PDF) 33 Page - STMicroelectronics

NAND04GW3B2BN6F Datasheet(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL