Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ICS954309 Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # ICS954309
Description  Programmable Timing Control Hub™ for Mobile P4™ Systems
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS954309 Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button ICS954309 Datasheet HTML 9Page - Renesas Technology Corp ICS954309 Datasheet HTML 10Page - Renesas Technology Corp ICS954309 Datasheet HTML 11Page - Renesas Technology Corp ICS954309 Datasheet HTML 12Page - Renesas Technology Corp ICS954309 Datasheet HTML 13Page - Renesas Technology Corp ICS954309 Datasheet HTML 14Page - Renesas Technology Corp ICS954309 Datasheet HTML 15Page - Renesas Technology Corp ICS954309 Datasheet HTML 16Page - Renesas Technology Corp ICS954309 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 19 page
background image
13
Integrated
Circuit
Systems, Inc.
ICS954309
1044A—02/20/07
SMBus Table: Stop and Output Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
X
Bit 6
DOT96MHz
PD Drive Mode
RW
Driven
Hi-Z
0
Bit 5
0
Bit 4
0
Bit 3
PCICLK_F0 Stop EN
Allow assertion of PCI_STOP# or
setting of PCI_STOP control bit
in SMBus register to stop
PCICLK_F output
RW
Free-Running
Stoppable
0
Bit 2
CPUCLK2 Stop
RW
Free-Running
Stoppable
0
Bit 1
CPUCLK1 Stop
RW
Free-Running
Stoppable
0
Bit 0
CPUCLK0 Stop
RW
Free-Running
Stoppable
0
SMBus Table: CPU and SRC Stop and Power Down Drive Mode Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
0
Bit 6
CPUCLK2 STOP Drive Mode
RW
Driven
Hi-Z
0
Bit 5
CPUCLK1 STOP Drive Mode
RW
Driven
Hi-Z
0
Bit 4
CPUCLK0 STOP Drive Mode
RW
Driven
Hi-Z
0
Bit 3
SRCCLK PD Drive Mode
Driven in Powerdown (PD)
RW
Driven
Hi-Z
0
Bit 2
CPUCLK2 PD Drive Mode
RW
Driven
Hi-Z
0
Bit 1
CPUCLK1 PD Drive Mode
RW
Driven
Hi-Z
0
Bit 0
CPUCLK0 PDDrive Mode
RW
Driven
Hi-Z
0
SMBus Table: Test Mode Control and FS Readback Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
Test Mode Selection
Test Mode Selection
RW
Hi-Z
REF/N
0
Bit 6
Test Clock Mode Entry
Test Mode Entry
RW
Normal Operation
Test Mode
0
Bit 5
0
Bit 4
REFCLK Strength
Output Drive Strength
RW
1X
2X
1
Bit 3
PCI_STOP# Configure
Stops all PCI clocks except
PCICLK_F0 if it is set to free-
running.
RW
Stopped
Normal Operation
1
Bit 2
FS_C
FS_C Readback
R
-
-
Latched
Bit 1
FS_B
FS_B Readback
R
-
-
Latched
Bit 0
FS_A
FS_A Readback
R
-
-
Latched
SMBus Table: Vendor & Revision ID Register
Pin #
Name
Control Function
Type
0
1PWD
Bit 7
RID3
R
-
-
X
Bit 6
RID2
R
-
-
X
Bit 5
RID1
R
-
-
X
Bit 4
RID0
R
-
-
X
Bit 3
VID3
R
-
-
0
Bit 2
VID2
R
-
-
0
Bit 1
VID1
R
-
-
0
Bit 0
VID0
R
-
-
1
Driven in CPU_STOP#
Driven in Powerdown (PD)
Allow assertion of CPU_STOP#
to stop CPUCLK outputs
Byte 5
Byte 6
Byte 4
-
-
-
Byte 7
-
-
-
-
-
-
-
-
-
Reserved
Reserved
Reserved
Reserved
Reserved
-
VENDOR ID
-
-
REVISION ID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com