| Electronic Components Datasheet Search |
|
74LVC74AD Datasheet(PDF) 9 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC74AD Datasheet(HTML) 9 Page - Nexperia B.V. All rights reserved |
|
9 / 16 page ![]() Nexperia 74LVC74A Dual D-type flip-flop with set and reset; positive-edge trigger mna423 trec tPHL tPHL tW tPLH tPLH VM VM VM tW VM VM VI GND VI GND nSD input VI GND nRD input nCP input VOH VOL nQ output VOH VOL nQ output Measurement points are given in Table 9. VOL and VOH are typical output voltage levels that occur with the output load. Fig. 8. The set (nSD) and reset (nRD) input to output (nQ, nQ) propagation delays, the set and reset pulse widths, and the nRD to nCP recovery time Table 9. Measurement points Supply voltage Input Output VCC VI VM VM 1.2 V VCC 0.5 x VCC 0.5 x VCC 1.65 V to 1.95 V VCC 0.5 x VCC 0.5 x VCC 2.3 V to 2.7 V VCC 0.5 x VCC 0.5 x VCC 2.7 V 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V 74LVC74A All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved Product data sheet Rev. 9 — 20 August 2021 9 / 16 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |