| Electronic Components Datasheet Search |
|
74LVC1G18 Datasheet(PDF) 2 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC1G18 Datasheet(HTML) 2 Page - Nexperia B.V. All rights reserved |
|
2 / 13 page ![]() Nexperia 74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output 4. Marking Table 2. Marking Type number Marking code [1] 74LVC1G18GW VW 74LVC1G18GV V18 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram mnb088 S 1Y 1 6 A 2Y 3 4 Fig. 1. Logic symbol 6. Pinning information 6.1. Pinning 74LVC1G18 S 1Y GND A 2Y 001aag921 1 2 3 6 VCC 5 4 Fig. 2. Pin configuration SOT363-2 (TSSOP6) and SOT457 (SC-74; TSOP6) 6.2. Pin description Table 3. Pin description Symbol Pin Description S 1 data select GND 2 ground (0 V) A 3 data input 2Y 4 data output VCC 5 supply voltage 1Y 6 data output 74LVC1G18 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2022. All rights reserved Product data sheet Rev. 4 — 20 January 2022 2 / 13 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |