| Electronic Components Datasheet Search |
|
4LS10K Datasheet(PDF) 41 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
4LS10K Datasheet(HTML) 41 Page - ams AG |
|
41 / 115 page ![]() Document Feedback 4LS Functional Description Datasheet • PUBLIC DS000542 • v3-01 • 2022-Nov-17 114 │ 40 According to the bit-mode and frequency, is recommended the below minimum timing values. Figure 58: Minimum Timing Periods Timing ID Description 12-bit @ 60 MHz 8-bit @ 80 MHz A RST_CVC 400 ns 500 ns B FE(1) RST_CVC & FE(1) RST_CDS 600 ns 750 ns C RST_CDS 1 µs 1.25 µs D SAMPLE 500 ns(2) 500 ns(3) E START_AD 2 x TMCLK F START_READOUT 20 x TMCLK(4) 12 x TMCLK(5) 8 x TMCLK(6) G(7) FE(1)RST_CDS & RE SAMPLE(2) 10.83 µs(8) 6.475 µs(9) 2287.5 µs(10) H(7) Integration Time (G + D) 11.33 µs(8) 6.975 µs(9) 2787.5 µs(10) I FE(1)SAMPLE & RE(11) START_AD 8 x TMCLK 12 x TMCLK (1) FE stands for Falling Edge. (2) Originally, the minimum SAMPLE pulse period is 1 µs. To achieve a higher line rate at 12-bit, the minimum pulse can be 500 µs, maintaining image quality. (3) When using full resolution, for 8-bit mode, the SAMPLE can be originally 1 µs, because the Readout time is much higher than the ADC conversion time, therefore not affecting the line rate. However, when using the ROI feature for 4LS5K, to achieve a higher line rate, the minimum SAMPLE pulse can be decreased to 500 µs, maintaining the image quality. Please check section 7.11 for details. (4) 4LS15K (5) 4LS10K (6) 4LS5K (7) In theory, can be zero which means that the Minimum Integration/Exposure can be the same as SAMPLE time, as in D. However, please note that this configuration was never tested. Moreover, when using the sensor with the maximum line rate, does not bring much advantage to reduce this value, because the system would need more illumination power, to illuminate the target, and the line rate is still limited by the ADC time. Please refer to section 7.11 to check the details of the state machine implementation. (8) For 12-bit, the minimum integration time tested was 11.33 µs (680 clocks for 12-bit @ 60 MHz). Therefore, the minimum G value is 10.83 µs. (9) For 8-bit, for full resolution, the minimum integration time tested was 6.975 µs (558 clocks @ 80 MHz). Therefore, the minimum G value is 6.475 µs. (10) When using 4LS5K ROI feature, the minimum integration time tested was 2787.5 µs (223 clocks @ 80 MHz). Therefore, the minimum G value is 2287.5 µs. (11) RE – Rising Edge 7.11.2 Readout Time The readout time is calculated by the following formula, taking in consideration the values on Figure 48. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |