Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CDB5378 Datasheet(PDF) 21 Page - Cirrus Logic

Part # CDB5378
Description  Single-channel Seismic Evaluation System
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5378 Datasheet(HTML) 21 Page - Cirrus Logic

Back Button CDB5378 Datasheet HTML 17Page - Cirrus Logic CDB5378 Datasheet HTML 18Page - Cirrus Logic CDB5378 Datasheet HTML 19Page - Cirrus Logic CDB5378 Datasheet HTML 20Page - Cirrus Logic CDB5378 Datasheet HTML 21Page - Cirrus Logic CDB5378 Datasheet HTML 22Page - Cirrus Logic CDB5378 Datasheet HTML 23Page - Cirrus Logic CDB5378 Datasheet HTML 24Page - Cirrus Logic CDB5378 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 72 page
background image
CDB5378
DS639DB3
21
Configuration and data collection are through the SPI port.
Modulator
∆Σ data is input through the modulator interface, and test DAC ∆Σ data is generated by the test
bit stream generator.
Amplifier, modulator and test DAC pin settings are controlled through the GPIO port.
2.3.1.1
Reset Options - BOOT, PLL
Immediately following the reset signal rising edge, the CS5378 digital filter latches the states of the
GPIO[4..6]:PLL[0..2] and GPIO7:BOOT pins. The reset states of the GPIO[4..6]:PLL[0..2] pins select the
master clock input frequency and type, while the reset state of the GPIO7:BOOT pin selects how the
CS5378 digital filter receives configuration data.
At reset the CS5378 digital filter GPIO pins default as inputs with weak pull-up resistors enabled. If left
floating, the GPIO state reads high at reset because of the internal pull-up resistor. A four-position DIP
switch on CDB5378 (S5) can connect 10k
Ω pull-down resistors to the GPIO[4..6]:PLL[0..2] or
GPIO7:BOOT pins so they will read low at reset. Because the pin states are latched at reset, GPIO pins
can be programmed and used normally after reset without affecting the PLL and BOOT selections.
Detailed information about the PLL input clock and BOOT mode selections at reset can be found in the
CS5378 data sheet.
SPI1 Signals
Description
DRDYz
Data ready output, active low
SCK
Serial clock
MISO
Master in / slave out serial data
MOSI
Master out / slave in serial data
SS:EECSz
Serial chip select, active low
Modulator Signals
Description
MCLK
Modulator clock output
MSYNC
Modulator synchronization output
MDATA
Modulator delta-sigma data inputs
MFLAG
Modulator over-range flag inputs
TBSDATA
Test DAC delta-sigma data output
GPIO Signals
Description
GPIO[0]:MUX[0]
Amplifier input mux selection
GPIO[1..3]:MODE[0..2]
Test DAC mode selection
GPIO[4..6]:GAIN[0..2]
Amplifier gain / test DAC attenuation
GPIO[7]:MUX[1]
Amplifier input mux selection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com