Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMPR4925 Datasheet(PDF) 229 Page - Toshiba Semiconductor

Part # TMPR4925
Description  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 229 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 225Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 226Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 227Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 228Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 229Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 230Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 231Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 232Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 233Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 229 / 590 page
background image
Chapter 9 SDRAM Controller
9-1
9.
SDRAM Controller
9.1
Characteristics
The SDRAM Controller (SDRAMC) generates the control signals required to interface with the SDRAM.
There are a total of four channels, which can each be operated independently. The SDRAM Controller
supports various bus configurations and a memory size of up to 2 GB.
The SDRAM has the following characteristics.
•
Clock frequency: 80 MHz
•
Four independent memory channels
•
Support SDRAM and SyncFlash® memory
•
Can use registered DIMM
•
Selectable data bus width for each channel: 32-bit/16-bit
•
Supports critical word first access of the TX49/H2 core
•
Supports DMAC special Burst access (address decrement/fix)
•
Programmable SDRAM timing latency
Can set timing to match the clock frequency used and the memory speed. Can realize a system with
optimized memory performance.
•
Can write to any byte during Single or Burst Write operation. This feature is controlled by the DQM
signal.
•
Can set the refresh cycle to be programmable.
•
SDRAM refresh mode: both auto refresh and self refresh are possible.
•
Low power consumption mode: can select between self refresh or pre-charge power down
•
SDRAM Burst length: fixed to "2"
•
SDRAM addressing mode: Fixed to the Sequential mode
•
Supports systems with high fan-out
Supports two selectable data read-back buses and supports the Slow Write Burst Mode in order to
handle data buses with large load. In order to maintain timing consistency during Read operation, it is
possible to select whether to use the feedback clock to latch data or to by-pass this latch path. Two clock
cycles are used for each Write operation when in the Slow Write Burst Mode.
“SyncFlash®” is a registered trademark of Micron Technology, Inc.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com