TMPR4925 datasheet(294/590 Pages) TOSHIBA

294 / 590 page

Chapter 10 PCI Controller

10-32

10.4.7

P2G Memory Space 2 PCI Base Address Register (P2GM2PBASE)

0xD018

This register corresponds to the Memory Space 2 Base Address Register at offset address 0x18 of the

PCI Configuration Space.

This register cannot be accessed when the PCI Controller is in the Satellite mode.

BA[31:20]

Reserved

R/W

: Type

0x000

: Initial value

Reserved

TYPE

MSI

RRR

: Type

: Initial value

Bits

Mnemonic

Field Name

Description

31:20

BA[31:20]

Base Address

Base Address (Initial value: 0x000, R/W)

Sets the PCI base address in Target Access Memory Space 0. The size of Memory

Space 0 is selected from 1MB to 512MB using TC0[28:20].

19:4



Reserved



Prefetchable

Prefetchable (Fixed value: 0, R)

1: Indicates that memory is prefetchable.

2:1

TYPE

Type

Memory Type (Fixed value: 00, R)

00: Indicates that an address is within a 32-bit address region.

MSI

Memory Space

Memory Space Indicator (Fixed value: 0, R)

0: Indicates that this Base Address Register is for use by the PCI Memory Space.

Figure 10.4.7 P2G Memory Space 2 PCI Base Address Register

TMPR4925 Datasheet(PDF) 294 Page - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 294 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL