Nexperia

74HC2G02; 74HCT2G02

Dual 2-input NOR gate

5. Functional diagram

001aah780

1A

1B

1Y

2A

2B

2Y

Fig. 1. Logic symbol

001aah781

1

1

Fig. 2. IEC logic symbol

mna105

B

A

Y

Fig. 3. Logic diagram (one gate)

6. Pinning information

6.1. Pinning

74HC2G02

74HCT2G02

1A

VCC

1B

1Y

2Y

2B

GND

2A

001aak016

1

2

3

4

6

5

8

7

Fig. 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8)

6.2. Pin description

Table 3. Pin description

Symbol

Pin

Description

1A, 2A

1, 5

data input

1B, 2B

2, 6

data input

GND

4

ground (0 V)

1Y, 2Y

7, 3

data output

VCC

8

supply voltage

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level.

Input

Output

nA

nB

nY

L

L

H

L

H

L

H

L

L

H

H

L

74HC_HCT2G02

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

Product data sheet

Rev. 6 — 26 July 2018

2 / 12