 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP19116T-E/MJ Datasheet(PDF) 5 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP19116T-E/MJ Datasheet(HTML) 5 Page - Microchip Technology |
|
|
5 / 246 page  2015-2020 Microchip Technology Inc. DS20005479D-page 5 MCP19116/7 TABLE 2: 28-PIN QFN (MCP19117) SUMMARY Basic Additional GPA0 1 Y AN0 — — IOC Y — Analog/Digital Debug Output (1) GPA1 2 Y AN1 — — IOC Y — Sync Signal In/Out (2) GPA2 3 Y AN2 T0CKI — IOC INT Y — — GPA3 5 Y AN3 — — IOC Y — — GPA5 8 N — — — IOC (3) Y (4) MCLR Test Enable Input GPA6 7 N — — — IOC Y — Dual Capture Input / Single Compare 1 Output GPA7 6 N — — SCL IOC N — — GPB0 10 N — — SDA IOC N — — GPB1 26 Y AN4 — — IOC Y — VREF2 (5) GPB4 4 Y AN5 — — IOC Y ICSPDAT — GPB5 27 Y AN6 — — IOC Y ICSPCLK — GPB6 28 Y AN7 — TX/CK IOC Y — — GPB7 9 Y — — RX/DT IOC Y — Single Compare 2 Output DESATP/ ISOUT 12 N — — — — — — DESATP Input or ISOUT Output (6) DESATN 11 N — — — — — — DESAT Negative Input ISP 13 N — — — — Y — Current Sense Amplifier Non-inverting Input ISN 14 N — — — — — — Current Sense Amplifier Inverting Input IP 15 N — — — — — — Primary Input Current Sense AGND 16 N — — — — — AGND Small Signal Ground PGND 17 N — — — — — PGND Large Signal Ground SDRV 18 N — — — — — — Secondary LS Gate Drive Output PDRV 19 N — — — — — — Primary LS Gate Drive Output VDR 20 N — — — — — VDR Gate Drive Supply Voltage VDD 21 N — — — — — VDD VDD Output VIN 22 N — — — — — VIN Input Supply Voltage VS 23 N — — — — — — Output Voltage Sense IFB 24 N — — — — — — Error Amplifier Feedback input ICOMP 25 N — — — — — — Error Amplifier Output Note 1: The Analog/Digital Debug Output is selected through the control of the ABECON register. 2: Selected when functioning as master or slave by proper configuration of the MSC<1:0> bits in the MODECON register. 3: The IOC is disabled when MCLR is enabled. 4: Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control. 5: VREF2 output selected when configured as master by proper configuration of the MSC<1:0> bits in the MODECON register. 6: When RFB of MODECON<6> = 0, the internal feedback resistor is enabled allow with DESATP input. When RFB = 1, ISOUT is enabled. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
