Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MPC5565 Datasheet(PDF) 12 Page - Freescale Semiconductor, Inc

Part # MPC5565
Description  Microcontroller
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5565 Datasheet(HTML) 12 Page - Freescale Semiconductor, Inc

Back Button MPC5565 Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 11Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC5565 Datasheet HTML 16Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
MPC5565 Microcontroller Data Sheet, Rev. 0
Preliminary—Subject to Change Without Notice
Electrical Characteristics
Freescale Semiconductor
12
the internal 3.3-V POR or the RESET power POR must be depended on to hold the device in reset. Since
they may negate as low as 2.0 V, it is necessary for VDD to be within spec before the 3.3-V POR and the
RESET POR negate.
Figure 2. Power Up Sequence if VRC33 Grounded
3.7.2
Power Down Sequence (If VRC33 Grounded)
In this case, the only requirement is that if VDD falls below its operating range, VDDSYN or the RESET
power must fall below 2.0 V before VDD is allowed to rise back into its operating range. This ensures that
digital 1.5-V logic that is only reset by ORed_POR, which may have been affected by the 1.5V supply
falling below spec, is reset properly.
3.7.3
Input Value of Pins During POR Dependent on VDD33
In order to avoid accidentally selecting the bypass clock because PLLCFG[0:1] and RSTCFG are not
treated as 1s when POR negates, VDD33 must not lag VDDSYN and the RESET pin power (VDDEH6)
when powering the device by more than the VDD33 lag specification in Table 6. VDD33 individually can
lag either VDDSYN or the RESET pin power (VDDEH6) by more than the VDD33 lag specification.
VDD33 can lag one of the VDDSYN or VDDEH6 supplies, but cannot lag both by more than the VDD33
lag specification. This VDD33 lag specification only applies during power up. VDD33 has no lead or lag
requirements when powering down.
3.8
DC Electrical Specifications
Table 9. DC Electrical Specifications
Num
Characteristic
Symbol
Min
Max
Unit
1
Core Supply Voltage (average DC RMS voltage)
VDD
1.35
1.65
V
2
I/O Supply Voltage (Fast I/O)
VDDE
1.62
3.6
V
3
I/O Supply Voltage (Slow/Medium I/O)
VDDEH
3.0
5.25
V
4
3.3V I/O Buffer Voltage
VDD33
3.0
3.6
V
5
Voltage Regulator Control Input Voltage
VRC33
3.0
3.6
V
VDDSYN and RESET Power
VDD
2.0V
1.35V
VDD must reach 1.35V before VDDSYN and the RESET power reach 2.0V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com