Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8777SEFT/V Datasheet(PDF) 57 Page - Wolfson Microelectronics plc

Part # WM8777SEFT/V
Description  24-bit, 192kHz AV Receiver on-a-Chip
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8777SEFT/V Datasheet(HTML) 57 Page - Wolfson Microelectronics plc

Back Button WM8777SEFT/V Datasheet HTML 53Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 54Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 55Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 56Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 57Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 58Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 59Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 60Page - Wolfson Microelectronics plc WM8777SEFT/V Datasheet HTML 61Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 103 page
background image
Pre-Production
WM8777
w
PP Rev 3.0 January 2005
57
Figure 27 Application and Release of Soft Mute
Figure 27 shows the application and release of MUTE whilst a full amplitude sinusoid is being played
at 48kHz sampling rate. When MUTE (lower trace) is asserted, the output (upper trace) begins to
decay exponentially from the DC level of the last input sample. The output will decay towards VMID
with a time constant of approximately 64 input samples. If MUTE is applied to all channels for 1024
or more input samples the DAC will be muted if IZD is set. When MUTE is de-asserted, the output
will restart immediately from the current input sample.
Note that all other means of muting the DAC channels: setting the PL[3:0] bits to 0, setting the
PDWN bit or setting attenuation to 0 will cause much more abrupt muting of the output.
The Record outputs may be enabled by setting RECEN, where RECEN enables the REC1L and
REC1R outputs.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
6:5
RECLEN
00
RECL Output Enable
00 = REC output muted
01 = REC output ADCL
10 = REC output DAC1L
(16h)
Mute Control
8:7
RECREN
00
RECR Output Enable
00 = REC output muted
01 = REC output ADCR
10 = REC output DAC1R
Table 51 REC Enable Registers
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
0
0.001
0.002
0.003
0.004
0.005
0.006
Time(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com