AT83SND2CMP3B datasheet(157/241 Pages) ATMEL

157 / 241 page

157

4341F–MP3–03/06

AT8xC51SND2C/MP3B

19.1

Description

The SPI controller interfaces with the C51 core through three special function registers: SPCON,

the SPI control register (see Table 19-2); SPSTA, the SPI status register (see Table 19-3); and

SPDAT, the SPI data register (see Table 19-4).

19.1.1

Master Mode

The SPI operates in master mode when the MSTR bit in SPCON is set.

Figure 19-3 shows the SPI block diagram in master mode. Only a master SPI module can initiate

transmissions. Software begins the transmission by writing to SPDAT. Writing to SPDAT writes

to the shift register while reading SPDAT reads an intermediate register updated at the end of

each transfer.

The Byte begins shifting out on the MOSI pin under the control of the bit rate generator. This

generator also controls the shift register of the slave peripheral through the SCK output pin. As

the Byte shifts out, another Byte shifts in from the slave peripheral on the MISO pin. The Byte is

transmitted most significant bit (MSB) first. The end of transfer is signaled by SPIF being set.

When the AT8xC51SND2C is the only master on the bus, it can be useful not to use SS# pin

and get it back to I/O functionality. This is achieved by setting SSDIS bit in SPCON.

Figure 19-3.

SPI Master Mode Block Diagram

Note:

MSTR bit in SPCON is set to select master mode.

19.1.2

Slave Mode

The SPI operates in slave mode when the MSTR bit in SPCON is cleared and data has been

loaded in SPDAT.

Figure 19-4 shows the SPI block diagram in slave mode. In slave mode, before a data transmis-

sion occurs, the SS pin of the slave SPI must be asserted to low level. SS must remain low until

the transmission of the Byte is complete. In the slave SPI module, data enters the shift register

through the MOSI pin under the control of the serial clock provided by the master SPI module on

the SCK input pin. When the master starts a transmission, the data in the shift register begins

shifting out on the MISO pin. The end of transfer is signaled by SPIF being set.

Bit Rate Generator

SPR2:0

SPCON

MOSI/P4.1

MISO/P4.0

SCK/P4.2

CPOL

SPCON.3

SPEN

SPCON.6

CPHA

SPCON.2

PER

CLOCK

8-bit Shift Register

SPDAT WR

SPDAT RD

Control and Clock Logic

MODF

SPSTA.4

SS#/P4.3

SSDIS

SPCON.5

WCOL

SPSTA.6

SPIF

SPSTA.7

AT83SND2CMP3B Datasheet(PDF) 157 Page - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 157 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL