AT83SND2CMP3B datasheet(175/241 Pages) ATMEL

175 / 241 page

175

4341F–MP3–03/06

AT8xC51SND2C/MP3B

Figure 20-15. Baud Rate Formula (Mode 2)

20.5

Multiprocessor Communication (Modes 2 and 3)

Modes 2 and 3 provide a ninth-bit mode to facilitate multiprocessor communication. To enable

this feature, set SM2 bit in SCON register. When the multiprocessor communication feature is

enabled, the serial Port can differentiate between data frames (ninth bit clear) and address

frames (ninth bit set). This allows the AT8xC51SND2C to function as a slave processor in an

environment where multiple slave processors share a single serial line.

When the multiprocessor communication feature is enabled, the receiver ignores frames with

the ninth bit clear. The receiver examines frames with the ninth bit set for an address match. If

the received address matches the slaves address, the receiver hardware sets RB8 and RI bits in

SCON register, generating an interrupt.

The addressed slave’s software then clears SM2 bit in SCON register and prepares to receive

the data Bytes. The other slaves are unaffected by these data Bytes because they are waiting to

respond to their own addresses.

20.6

Automatic Address Recognition

The automatic address recognition feature is enabled when the multiprocessor communication

feature is enabled (SM2 bit in SCON register is set).

Implemented in hardware, automatic address recognition enhances the multiprocessor commu-

nication feature by allowing the Serial Port to examine the address of each incoming command

frame. Only when the Serial Port recognizes its own address, the receiver sets RI bit in SCON

frames addressed to other devices.

If desired, the automatic address recognition feature in mode 1 may be enabled. In this configu-

ration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received

command frame address matches the device’s address and is terminated by a valid stop bit.

To support automatic address recognition, a device is identified by a given address and a broad-

cast address.

Note:

The multiprocessor communication and automatic address recognition features cannot be

enabled in mode 0 (i.e, setting SM2 bit in SCON register in mode 0 has no effect).

20.6.1

Given Address

Each device has an individual address that is specified in SADDR register; the SADEN register

is a mask Byte that contains don’t care bits (defined by zeros) to form the device’s given

address. The don’t care bits provide the flexibility to address one or more slaves at a time. The

following example illustrates how a given address is formed.

To address a device by its individual address, the SADEN mask Byte must be 1111 1111b.

For example:

SADDR = 0101 0110b

SADEN = 1111 1100b

Given = 0101 01XXb

The following is an example of how to use given addresses to address different slaves:

Slave A:SADDR = 1111 0001b

Baud_Rate=

SMOD1

⋅ F

PER

AT83SND2CMP3B Datasheet(PDF) 175 Page - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 175 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL