AT83SND2CMP3B datasheet(228/241 Pages) ATMEL

228 / 241 page

228

4341F–MP3–03/06

AT8xC51SND2C/MP3B

24.4.1

Two-wire Interface

24.4.1.1

Timings

Table 24-19. TWI Interface AC Timing

VDD = 2.7 to 3.3 V, TA = -40 to +85°C

Notes:

1. At 100 kbit/s. At other bit-rates this value is inversely proportional to the bit-rate of 100 kbit/s.

2. Determined by the external bus-line capacitance and the external bus-line pull-up resistor, this

must be < 1

μs.

3. Spikes on the SDA and SCL lines with a duration of less than 3·TCLCL will be filtered out. Maxi-

mum capacitance on bus-lines SDA and

SCL= 400 pF.

4. TCLCL= T

OSC= one oscillator clock period.

Symbol

Parameter

INPUT

Min

Max

OUTPUT

Min

Max

THD; STA

Start condition hold time

14·TCLCL(4)

4.0

μs(1)

TLOW

SCL low time

16·TCLCL(4)

4.7

μs(1)

THIGH

SCL high time

14·TCLCL(4)

4.0

μs(1)

TRC

SCL rise time

μs-(2)

TFC

SCL fall time

0.3

μs0.3 μs(3)

TSU; DAT1

Data set-up time

250 ns

20·TCLCL(4)- TRD

TSU; DAT2

SDA set-up time (before repeated START condition)

250 ns

μs(1)

TSU; DAT3

SDA set-up time (before STOP condition)

250 ns

8·TCLCL(4)

THD; DAT

Data hold time

0 ns

8·TCLCL(4) - TFC

TSU; STA

Repeated START set-up time

14·TCLCL(4)

4.7

μs(1)

TSU; STO

STOP condition set-up time

14·TCLCL(4)

4.0

μs(1)

TBUF

Bus free time

14·TCLCL(4)

4.7

μs(1)

TRD

SDA rise time

μs

-(2)

TFD

SDA fall time

0.3

μs0.3 μs(3)

AT83SND2CMP3B Datasheet(PDF) 228 Page - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 228 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL