ATMEGA162V_07 datasheet(97/325 Pages) ATMEL

97 / 325 page

ATmega162/V

2513I–AVR–02/07

non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0

slopes represent compare matches between OCR0 and TCNT0.

Figure 38. Fast PWM Mode, Timing Diagram

The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches MAX. If

the interrupt is enabled, the interrupt handler routine can be used for updating the com-

pare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC0

pin. Setting the COM01:0 bits to two will produce a non-inverted PWM and an inverted

PWM output can be generated by setting the COM01:0 to three (See Table 49 on page

102). The actual OC0 value will only be visible on the port pin if the data direction for the

port pin is set as output. The PWM waveform is generated by setting (or clearing) the

OC0 Register at the Compare Match between OCR0 and TCNT0, and clearing (or set-

ting) the OC0 Register at the timer clock cycle the counter is cleared (changes from

MAX to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

The N variable represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR0 Register represents special cases when generating a

PWM waveform output in the fast PWM mode. If the OCR0 is set equal to BOTTOM, the

output will be a narrow spike for each MAX+1 timer clock cycle. Setting the OCR0 equal

to MAX will result in a constantly high or low output (depending on the polarity of the out-

put set by the COM01:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved

by setting OC0 to toggle its logical level on each Compare Match (COM01:0 = 1). The

waveform generated will have a maximum frequency of f

OC0 = fclk_I/O/2 when OCR0 is

set to zero. This feature is similar to the OC0 toggle in CTC mode, except the double

buffer feature of the output compare unit is enabled in the fast PWM mode.

TCNTn

OCRn Update ans

TOVn Interrupt Flag Set

Period

OCn

(COMn1:0 = 2)

(COMn1:0 = 3)

OCRn Interrupt Flag Set

OCnPWM

clk_I/O

N 256

⋅

------------------

ATMEGA162V Datasheet(PDF) 97 Page - ATMEL Corporation

ATMEGA162V Datasheet(HTML) 97 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL