Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

33797 Datasheet(PDF) 13 Page - Freescale Semiconductor, Inc

Part # 33797
Description  Four Channel Squib Driver IC
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33797 Datasheet(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button 33797 Datasheet HTML 9Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 10Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 11Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 12Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 13Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 14Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 15Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 16Page - Freescale Semiconductor, Inc 33797 Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 34 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
13
33797
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 5. Dynamic Electrical Characteristics
Characteristics noted under conditions 4.75 V ≤ VDD ≤ 5.25 V; 7.0 V ≤ VVFIRE_XX ≤ 35 V; VVDIAG_X = VVFIRE_XX; FEN 1 = FEN 2
= VDD; RR_LIMIT_X = 10 kΩ ±1%, RR_DIAG = 10 kΩ ±1%, -40°C ≤ TA ≤ +85°C, GND = 0 unless otherwise noted. Typical values
noted reflect the approximate parameter means at TA = 25°C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
SERIAL INTERFACE
CLK Cycle Time (1/FCLK) (18)
tCYC
200
–
–
ns
CLK High Time (18)
VCLK > VDD x 70%
tHI
34
–
–
ns
CLK Low Time (18)
VCLK < VDD x 20%
tLO
34
–
–
ns
Clock Rise Time (18)
VCLK = 20% VDD to 70% VDD, CLOAD = 100 pF
tRISE
–
–
20
ns
Clock Fall Time (18)
VCLK = 70% VDD to 20% VDD, CLOAD = 100 pF
tFALL
–
–
20
ns
Data Out Rise Time (19)
VDO = 20% VDD to 70% VDD, CLOAD = 100 pF
tR
–
–
20
ns
Data Out Fall Time (19)
VDO = 70% VDD to 20% VDD, CLOAD = 100 pF
tF
–
–
20
ns
Chip Select Setup Time (19)
CSB
Before CLK
tLEAD
62
–
–
ns
Chip Select Hold Time (19)
CLK
Before CSB
tLAG
62
–
–
ns
Data In Setup Time (19)
D1 Valid Before CLK
tSU
30
–
–
ns
Data In Hold Time (19)
D1 Hold Time After CLK
↑
tH
30
–
–
ns
Data Out Access Time (19)
CSB
to D0 Valid
tA
–
–
62
ns
Data Out Disable Time (19)
CSB
↑ to D0 HI-Z
tDIS
–
–
62
ns
Data Out Valid Time (19)
CLK
↑ to D0 Valid, C
LOAD = 100 pF
tV
–
–
75
ns
Data Out Hold Time (19)
D0 held After CLK
↑
tHO
0.0
–
–
ns
Diagnostic Delay Time (Between Two Successive Commands)
tDIAG
2.5
–
–
µs
Notes
18
Determined by Design
19
Guaranteed by Characterization
↓
↑
↓
↑



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com