MPC8555CPXAPF datasheet(66/88 Pages) FREESCALE

Part #	MPC8555CPXAPF

Description	PowerQUICC??III Integrated Communications Processor Hardware Specifications

PDF	88 Pages

Scroll/Zoom	100%

Manufacturer	FREESCALE [Freescale Semiconductor, Inc]

Direct Link	http://www.freescale.com

Logo

66 / 88 page

MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Clocking

15.2

Platform/System PLL Ratio

The platform clock is the clock that drives the L2 cache, the DDR SDRAM data rate, and the e500 core

complex bus (CCB), and is also called the CCB clock. The values are determined by the binary value on

LA[28:31] at power up, as shown in Table 46.

There is no default for this PLL ratio; these signals must be pulled to the desired values.

For specifications on the PCI_CLK, refer to the PCI 2.2 Specification.

Table 46. CCB Clock Ratio

Binary Value of

LA[28:31] Signals

Ratio Description

0000

16:1 ratio CCB clock: SYSCLK (PCI bus)

0001

Reserved

0010

2:1 ratio CCB clock: SYSCLK (PCI bus)

0011

3:1 ratio CCB clock: SYSCLK (PCI bus)

0100

4:1 ratio CCB clock: SYSCLK (PCI bus)

0101

5:1 ratio CCB clock: SYSCLK (PCI bus)

0110

6:1 ratio CCB clock: SYSCLK (PCI bus)

0111

Reserved

1000

8:1 ratio CCB clock: SYSCLK (PCI bus)

1001

9:1 ratio CCB clock: SYSCLK (PCI bus)

1010

10:1 ratio CCB clock: SYSCLK (PCI bus)

1011

Reserved

1100

12:1 ratio CCB clock: SYSCLK (PCI bus)

1101

Reserved

1110

Reserved

1111

Reserved

MPC8555CPXAPF Datasheet(PDF) 66 Page - Freescale Semiconductor, Inc

MPC8555CPXAPF Datasheet(HTML) 66 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL