Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TDA1307 Datasheet(PDF) 26 Page - NXP Semiconductors

Part # TDA1307
Description  High-performance bitstream digital filter
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA1307 Datasheet(HTML) 26 Page - NXP Semiconductors

Back Button TDA1307 Datasheet HTML 22Page - NXP Semiconductors TDA1307 Datasheet HTML 23Page - NXP Semiconductors TDA1307 Datasheet HTML 24Page - NXP Semiconductors TDA1307 Datasheet HTML 25Page - NXP Semiconductors TDA1307 Datasheet HTML 26Page - NXP Semiconductors TDA1307 Datasheet HTML 27Page - NXP Semiconductors TDA1307 Datasheet HTML 28Page - NXP Semiconductors TDA1307 Datasheet HTML 29Page - NXP Semiconductors TDA1307 Datasheet HTML 30Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 36 page
background image
1996 Jan 08
26
Philips Semiconductors
Preliminary specification
High-performance bitstream digital filter
TDA1307
Notes
1. Minimum VIL, maximum VIH are peak values to allow for transients.
2. II(min) measured at VI = 0 V; II(max) measured at VI =VDD; not valid for pins with pull-up/pull-down resistors.
3. II(min) measured at VI = 0 V (pull-up); II(max) measured at VI =VDD (pull-down); valid for pins with pull-up/pull-down
resistors.
4. Crystal frequency: 33.8688 MHz (768fs), the oscillator circuit oscillates at a frequency that is approximately 0.01%
above the crystal frequency.
QUALITY SPECIFICATION
In accordance with “SNW-FQ-611E”. The numbers of the quality specification can be found in the
“Quality Reference
Handbook”. This handbook can be ordered using the code 9397 750 00192.
MICROCONTROLLER INTERFACE (SEE FIGS 6 AND 7)
fCK
CL input clock frequency
−−
46fs
kHz
tCKL
input clock time LOW
2.0
−−µs
tCKH
input clock time HIGH
2.0
−−µs
tDSM
microprocessor data set-up
time after CL LOW-to-HIGH
transition
1.0
−−µs
tDHM
microprocessor data hold time
after CL LOW-to-HIGH transition
2.0
−−µs
tDSP
peak data set-up time after CL
LOW-to-HIGH transition
2.0
−−µs
tDHP
peak data hold time after CL
LOW-to-HIGH transition
2.0
−−µs
tdRW
delay to write after read
2.0
−−µs
tdWR
delay to read after write
2.0
−−µs
DOBM CIRCUIT
fDOBM
data output frequency
−
128fs
−
Hz
tr
output rise time
CL =50pF
−−
10
ns
tf
output fall time
CL =50pF
−−
10
ns
tSU;DAT
data set-up time
40
−−
ns
tHD;DAT
data hold time
5
−−
ns
CLOCK GENERATOR CIRCUIT (NOTE 4)
fXTAL1
XTAL1 input clock frequency
slave mode
−
256fs
−
Hz
fCDEC
CDEC output clock frequency
−
256fs
−
Hz
fCMIC
CMIC output clock frequency
−
96fs
−
Hz
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com