Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TDA1548TZ Datasheet(PDF) 13 Page - NXP Semiconductors

Part # TDA1548TZ
Description  Bitstream continuous calibration filter-DAC with headphone driver and DSP
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA1548TZ Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button TDA1548TZ Datasheet HTML 9Page - NXP Semiconductors TDA1548TZ Datasheet HTML 10Page - NXP Semiconductors TDA1548TZ Datasheet HTML 11Page - NXP Semiconductors TDA1548TZ Datasheet HTML 12Page - NXP Semiconductors TDA1548TZ Datasheet HTML 13Page - NXP Semiconductors TDA1548TZ Datasheet HTML 14Page - NXP Semiconductors TDA1548TZ Datasheet HTML 15Page - NXP Semiconductors TDA1548TZ Datasheet HTML 16Page - NXP Semiconductors TDA1548TZ Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
1995 Nov 15
13
Philips Semiconductors
Product specification
Bitstream continuous calibration filter-DAC
with headphone driver and DSP
TDA1548T
AC CHARACTERISTICS (DIGITAL)
All voltages referenced to ground (pins 2, 9 and 23); VDDD =VDDA =VDDO = 2.7 to 4.0 V; Tamb = +70 °C, RL =32 Ω
(note 1); unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Tcy
clock cycle
fsys = 384fs
54.2
59.1
81.3
ns
fsys = 256fs
81.3
88.6
122
ns
fsys = 64fs
325.5
354.3
488.3
ns
tCW(L)
fsys LOW level pulse width
22
−−
ns
tCW(H)
fsys HIGH level pulse width
22
−−
ns
Serial input data timing (see Fig.3)
BR
clock input = data input rate
fsys = 384fs
−
48fs
−
fsys = 256fs
−
64fs
−
fsys = 64fs
−
64fs
−
fsys
system clock frequency
2.048
−
18.432
MHz
fWS
word select input frequency
−
44.1
48.0
kHz
tr
rise time
−−
20
ns
tf
fall time
−−
20
ns
tBCK(H)
bit clock HIGH time
55
−−
ns
tBCK(L)
bit clock LOW time
55
−−
ns
ts;DAT
data set-up time
20
−−
ns
th;DAT
data hold time
10
−−
ns
ts;WS
word select set-up time
20
−−
ns
th;WS
word select hold time
10
−−
ns
Fig.3 Timing of input signals.
handbook, full pagewidth
MGC670
tr
t
BCK(H)
t
BCK(L)
t
h;WS
t
s;WS
t
s;DAT
t
h;DAT
SAMPLE OUT
Tcy
tr
WS
RIGHT
LEFT
BCK
DATA
LSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com