37LV36/65/128

DS21109F-page 4

 2004 Microchip Technology Inc.

FIGURE 11-1: READ CHARACTERISTICS TIMING

TABLE 11-1:

READ CHARACTERISTICS

AC Test Load: 50 pF

Symbol

Parameter

Limits 3.0V

≤

Vcc

≤ 6.0V

Limits 4.5V

≤

Vcc

≤ 6.0V

Units

Conditions

Min.

Max.

Min.

Max.

OE to Data Delay

—

45

—

45

ns

CE to Data Delay

—

60

—

50

ns

CLK to Data Delay

—

200

—

60

ns

Data Hold from CE, OE or CLK

0

—

0

—

ns

CE or OE to Data Float Delay

—

50

—

50

ns

Notes 1, 2

CLK Low Time

100

—

25

—

ns

CLK High Time

100

—

25

—

ns

CE Set up Time to CLK

(to guarantee proper counting)

40

—

25

—

ns

Note 1

CE setup time to CLK

(to guarantee proper DATA read)

100

—

80

—

ns

CE Hold Time to CLK

(to guarantee proper counting)

0

—

0

—

ns

Note 1

CE hold time to CLK

(to guarantee proper DATA read)

50

—

0

—

ns

OE High Time

(Guarantees counters are Reset)

100

20

—

ns

CLK max

Clock Frequency

—

2.5

—

10

MHz

Note 1: This parameter is periodically sampled and not 100% tested.

2: Float delays are measured with output pulled through 1k