STM32F101X6 datasheet(55/64 Pages) STMICROELECTRONICS

55 / 64 page

STM32F101xx

Electrical characteristics

55/64

Figure 21.

ADC accuracy characteristics

Figure 22.

Typical connection diagram using the ADC

Refer to Table 37 for the values of RADC and CADC.

CPARASITIC must be added to CAIN. It represents the capacitance of the PCB (dependent on soldering and

PCB layout quality) plus the pad capacitance (3 pF). A high CPARASITIC value will downgrade conversion

accuracy. To remedy this, fADC should be reduced.

Table 38.

ADC accuracy (fPCLK2 = 10 MHz, fADC = 10 MHz, RAIN < 10 kΩ, VDDA =

3.3 V)(1)

TBD = to be determined.

Symbol

Parameter

Conditions

Typ

Max

Unit

|ET|

Total unadjusted error(2)

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-

robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion

being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to

standard analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in Section 5.3.12 does not

affect the ADC accuracy.

3TBD

LSB

|EO|

Offset error(2)

1TBD

|EG|Gain Error

(2)

2TBD

|ED|

Differential linearity error(2)

3TBD

|EL|

Integral linearity error(2)

2TBD

1LSBIDEAL

1LSB

IDEAL

DDA

SSA

–

1024

-----------------------------------------

(1) Example of an actual transfer curve

(2) The ideal transfer curve

(3) End point correlation line

ET=Total Unadjusted Error: maximum deviation

between the actual and the ideal transfer curves.

EO=Offset Error: deviation between the first actual

transition and the first ideal one.

EG=Gain Error: deviation between the last ideal

transition and the last actual one.

ED=Differential Linearity Error: maximum deviation

between actual steps and the ideal one.

EL=Integral Linearity Error: maximum deviation

between any actual transition and the end point

correlation line.

1023

1022

1021

456

1021 1022 1023 1024

(1)

(2)

(3)

VDDA

VSSA

ai14395

ai14139

STM32F101

VDD

AINx

IL±1mA

0.6V

RAIN

CAIN(1)

VAIN

0.6V

RADC

12-bit A/D

conversion

CADC

STM32F101X6 Datasheet(PDF) 55 Page - STMicroelectronics

STM32F101X6 Datasheet(HTML) 55 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL