93C86AT-ESLASHMS datasheet(12/38 Pages) MICROCHIP

12 / 38 page

93XX46X/56X/66X/76X/86X

DS21929D-page 12

3.5

ERASE ALL (ERAL)

The Erase All (ERAL) instruction will erase the entire

memory array to the logical ‘1’ state. The ERAL cycle

is identical to the Erase cycle, except for the different

opcode. The ERAL cycle is completely self-timed and

commences at the falling edge of the CS, except on

‘93CXX’ devices where the rising edge of CLK before

the last data bit initiates the write cycle. Clocking of the

CLK pin is not necessary after the device has entered

the ERAL cycle.

The DO pin indicates the Ready/Busy status of the

device, if CS is brought high after a minimum of 250 ns

low (TCSL).

VCC must be

≥ 4.5V for proper operation of ERAL.

FIGURE 3-3:

ERAL TIMING FOR 93AAXX AND 93LCXX DEVICES

FIGURE 3-4:

ERAL TIMING FOR 93CXX DEVICES

Note:

After the ERAL command is complete,

issuing a Start bit and then taking CS low

will clear the Ready/Busy status from DO.

CLK

TCSL

Check Status

•••

TSV

TCZ

Busy

Ready

High-Z

TEC

High-Z

Vcc must be

≥ 4.5V for proper operation of ERAL.

CLK

TCSL

Check Status

•••

TSV

TCZ

Busy

Ready

High-Z

TEC

High-Z

93C86AT-E/MS Datasheet(PDF) 12 Page - Microchip Technology

93C86AT-E/MS Datasheet(HTML) 12 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL