 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PIC18F4685-I/SP Datasheet(PDF) 188 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F4685-I/SP Datasheet(HTML) 188 Page - Microchip Technology |
|
|
188 / 484 page  PIC18F2682/2685/4682/4685 DS39761B-page 186 Preliminary © 2007 Microchip Technology Inc. TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3 Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 RCON IPEN SBOREN(3) — RI TO PD POR BOR 50 IPR1 PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 PIR1 PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR2 OSCFIP CMIP(2) — EEIP BCLIP HLVDIP TMR3IP ECCP1IP(2) 51 PIR2 OSCFIF CMIF(2) — EEIF BCLIF HLVDIF TMR3IF ECCP1IF(2) 52 PIE2 OSCFIE CMIE(2) — EEIE BCLIE HLVDIE TMR3IE ECCP1IE(2) 52 TRISB PORTB Data Direction Register 52 TRISC PORTC Data Direction Register 52 TRISD(1) PORTD Data Direction Register 52 TMR1L Timer1 Register Low Byte 50 TMR1H Timer1 Register High Byte 50 T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 50 TMR2 Timer2 Register 50 T2CON — T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 50 PR2 Timer2 Period Register 50 TMR3L Timer3 Register Low Byte 51 TMR3H Timer3 Register High Byte 51 T3CON RD16 T3ECCP1(2) T3CKPS1 T3CKPS0 T3CCP1(2) T3SYNC TMR3CS TMR3ON 51 ECCPR1L(1) Enhanced Capture/Compare/PWM Register 1 Low Byte 51 ECCPR1H(1) Enhanced Capture/Compare/PWM Register 1 High Byte 51 ECCP1CON(1) EPWM1M1 EPWM1M0 EDC1B1 EDC1B0 ECCP1M3 ECCP1M2 ECCP1M1 ECCP1M0 51 ECCP1AS(1) ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0 51 ECCP1DEL(1) PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0 51 Legend: — = unimplemented, read as ‘0’. Shaded cells are not used during ECCP1 operation. Note 1: These registers are available on PIC18F4682/4685 devices only. 2: These bits are available on PIC18F4682/4685 and reserved on PIC18F2682/2685 devices. 3: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as ‘0’. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
