PIC16F946-ESLASHMLQTP datasheet(192/330 Pages) MICROCHIP

192 / 330 page

PIC16F913/914/916/917/946

DS41250F-page 190

13.1.2

READING THE DATA EEPROM

MEMORY

To read a data memory location, the user must write the

address to the EEADRL register, clear the EEPGD

control bit, and then set control bit RD of the EECON1

the EEDATL register; therefore, it can be read in the

next instruction. EEDATL will hold this value until

another read or until it is written to by the user (during

a write operation).

EXAMPLE 13-1:

DATA EEPROM READ

13.1.3

WRITING TO THE DATA EEPROM

MEMORY

To write an EEPROM data location, the user must first

write the address to the EEADRL register and the data

to the EEDATL register. Then the user must follow a

specific sequence to initiate the write for each byte.

The write will not initiate if the sequence described below

is not followed exactly (write 55h to EECON2, write AAh

to EECON2, then set WR bit) for each byte. Interrupts

should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to

enable write. This mechanism prevents accidental

writes to data EEPROM due to errant (unexpected)

code execution (i.e., lost programs). The user should

keep the WREN bit clear at all times, except when

updating EEPROM. The WREN bit is not cleared

by hardware.

After a write sequence has been initiated, clearing the

WREN bit will not affect this write cycle. The WR bit will

be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is

cleared in hardware and the EE Write Complete

Interrupt Flag bit (EEIF) is set. The user can either

enable this interrupt or poll this bit. EEIF must be

cleared by software.

The steps to write to EEPROM data memory are:

If step 10 is not implemented, check the WR bit

to see if a write is in progress.

Write the address to EEADRL. Make sure that

the address is not larger than the memory size

of the device.

Write the 8-bit data value to be programmed in

the EEDATL register.

Clear the EEPGD bit to point to EEPROM data

memory.

Set the WREN bit to enable program operations.

Disable interrupts (if enabled).

Execute the special five instruction sequence:

• Write 55h to EECON2 in two steps (first to W,

then to EECON2)

• Write AAh to EECON2 in two steps (first to

W, then to EECON2)

• Set the WR bit

Enable interrupts (if using interrupts).

Clear the WREN bit to disable program

operations.

10. At the completion of the write cycle, the WR bit

is cleared and the EEIF interrupt flag bit is set.

(EEIF must be cleared by firmware.) If step 1 is

not implemented, then firmware should check

for EEIF to be set, or WR to clear, to indicate the

end of the program cycle.

EXAMPLE 13-2:

DATA EEPROM WRITE

BANKSEL EEADRL

;

MOVF

DATA_EE_ADDR,W ;Data Memory

MOVWF

EEADRL

;Address to read

BANKSEL EECON1

;

BCF

EECON1,EEPGD

;Point to Data

;memory

BSF

EECON1,RD

;EE Read

BANKSEL EEDATL

;

MOVF

EEDATL,W

;W = EEPROM Data

BANKSEL EECON1

;

BTFSC

EECON1,WR

;Wait for write

GOTO

$-1

;to complete

BANKSEL EEADRL

;

MOVF

DATA_EE_ADDR,W ;Data Memory

MOVWF

EEADRL

;Address to write

MOVF

DATA_EE_DATA,W ;Data Memory Value

MOVWF

EEDATL

;to write

BANKSEL EECON1

;

BCF

EECON1,EEPGD

;Point to DATA

;memory

BSF

EECON1,WREN

;Enable writes

BCF

INTCON,GIE

;Disable INTs.

MOVLW

55h

;

MOVWF

EECON2

;Write 55h

MOVLW

AAh

;

MOVWF

EECON2

;Write AAh

BSF

EECON1,WR

;Set WR bit to

;begin write

BSF

INTCON,GIE

;Enable INTs.

BCF

EECON1,WREN

;Disable writes

PIC16F946-E/MLQTP Datasheet(PDF) 192 Page - Microchip Technology

PIC16F946-E/MLQTP Datasheet(HTML) 192 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL