DSPIC33FJ32GP202-ESLASHSP datasheet(52/252 Pages) MICROCHIP

52 / 252 page

dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304

DS70290A-page 50

Preliminary

4.2

RTSP Operation

The

dsPIC33FJ32GP202/204

and

dsPIC33FJ16GP304 Flash program memory array is

organized into rows of 64 instructions or 192 bytes.

RTSP allows the user application to erase a page of

memory, which consists of eight rows (512 instructions)

at a time, and to program one row or one word at a

time. The 8-row erase pages and single row write rows

are edge-aligned from the beginning of program mem-

ory, on boundaries of 1536 bytes and 192 bytes,

respectively.

The program memory implements holding buffers that

can contain 64 instructions of programming data. Prior

to the actual programming operation, the write data

must be loaded into the buffers sequentially. The

instruction words loaded must always be from a group

of 64 boundary.

The basic sequence for RTSP programming is to set up

a Table Pointer, then do a series of TBLWT instructions

to load the buffers. Programming is performed by set-

ting the control bits in the NVMCON register. A total of

64 TBLWTL and TBLWTH instructions are required to

load the instructions.

All of the table write operations are single-word writes

(two instruction cycles) because only the buffers are

written. A programming cycle is required for

programming each row.

4.3

Control Registers

Two SFRs are used to read and write the program

Flash memory:

• NVMCON: Flash Memory Control Register

• NVMKEY: Non-Volatile Memory Key Register

The NVMCON register (Register 4-1) controls which

blocks are to be erased, which memory type is to be

programmed and the start of the programming cycle.

NVMKEY (Register 4-2) is a write-only register that is

used for write protection. To start a programming or

erase sequence, the user application must consecu-

tively write 55h and AAh to the NVMKEY register. Refer

to Section 4.4 “Programming Operations” for further

details.

4.4

Programming Operations

A complete programming sequence is necessary for

programming or erasing the internal Flash in RTSP

mode. A programming operation is nominally 4 ms in

duration and the processor stalls (waits) until the oper-

ation is finished. Setting the WR bit (NVMCON<15>)

starts the operation, and the WR bit is automatically

cleared when the operation is finished.

DSPIC33FJ32GP202-E/SP Datasheet(PDF) 52 Page - Microchip Technology

DSPIC33FJ32GP202-E/SP Datasheet(HTML) 52 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL