Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F258-E/LSQTP Datasheet(PDF) 317 Page - Microchip Technology

Part # PIC18F258-E/LSQTP
Description  28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F258-E/LSQTP Datasheet(HTML) 317 Page - Microchip Technology

Back Button PIC18F258-E/LSQTP Datasheet HTML 313Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 314Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 315Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 316Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 317Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 318Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 319Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 320Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 321Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 317 / 402 page
background image
© 2006 Microchip Technology Inc.
DS41159E-page 315
PIC18FXX8
RRNCF
Rotate Right f (no carry)
Syntax:
[
label ]
RRNCF
f [,d [,a]]
Operands:
0
≤ f ≤ 255
d
∈ [0,1]
a
∈ [0,1]
Operation:
(f<n>)
→ dest<n – 1>,
(f<0>)
→ dest<7>
Status Affected:
N, Z
Encoding:
0100
00da
ffff
ffff
Description:
The contents of register ‘f’ are rotated
one bit to the right. If ‘d’ is ‘0’, the result
is placed in W. If ‘d’ is ‘1’, the result is
placed back in register ‘f’ (default). If ‘a’
is ‘0’, the Access Bank will be selected,
overriding the BSR value. If ‘a’ is ‘1’,
then the bank will be selected as per
the BSR value (default).
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write to
destination
Example 1:
RRNCF
REG, 1, 0
Before Instruction
REG
=
1101 0111
After Instruction
REG
=
1110 1011
Example 2:
RRNCF
REG, W
Before Instruction
W=
?
REG
=
1101 0111
After Instruction
W
=
1110 1011
REG
=
1101 0111
register f
SETF
Set f
Syntax:
[
label ] SETF
f [,a]
Operands:
0
≤ f ≤ 255
a
∈ [0,1]
Operation:
FFh
→ f
Status Affected:
None
Encoding:
0110
100a
ffff
ffff
Description:
The contents of the specified register
are set to FFh. If ‘a’ is ‘0’, the Access
Bank will be selected, overriding the
BSR value. If ‘a’ is ‘1’, then the bank will
be selected as per the BSR value
(default).
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
Read
register ‘f’
Process
Data
Write
register ‘f’
Example:
SETF
REG
Before Instruction
REG
=
0x5A
After Instruction
REG
=
0xFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com