Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8804 Datasheet(PDF) 47 Page - Wolfson Microelectronics plc

Part # WM8804
Description  1:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8804 Datasheet(HTML) 47 Page - Wolfson Microelectronics plc

Back Button WM8804 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 51Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 66 page
background image
Production Data
WM8804
w
PD Rev 4.1 September 2007
47
DSP MODE A
In DSP Mode A, the MSB of the left channel data is sampled by the WM8804 on the second rising
edge of BCLK following an LRCLK rising edge. The right channel data follows the left channel data
(Figure 21).
The MSB of the left channel of the output data changes on the first falling edge of BCLK following a
low to high LRCLK transition and may be sampled on the rising edge of BCLK. The right channel
data is contiguous with the left channel data (Figure 21).
LRCLK
BCLK
DIN / DOUT
Input Word Length (IWL)
1/fs
LEFT
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT
NO VALID DATA
1 BCLK
1 BCLK
Figure 21 DSP Mode A
DSP MODE B
In DSP Mode B, the MSB of the left channel data is sampled by the WM8804 on the first BCLK rising
edge following a LRCLK rising edge. The right channel data follows the left channel data (Figure 22).
The MSB of the output data changes on the same falling edge of BCLK as the low to high LRCLK
transition and may be sampled on the rising edge of BCLK. The right channel data is contiguous with
the left channel data (Figure 22).
LRCLK
BCLK
DIN / DOUT
Input Word Length (IWL)
1/fs
LEFT
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT
NO VALID DATA
1
Figure 22 DSP Mode B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com