CS44800 datasheet(20/80 Pages) CIRRUS

20 / 80 page

DS632F1

CS44800

2.1

I/O Pin Characteristics

Signal Name

Power

Rail

I/O

Driver

Receiver

RST

VLC

Input

2.5 V and 3.3/5.0 V TTL Compatible.

SCL/CCLK

VLC

Input

2.5 V and 3.3/5.0 V TTL Compatible, with Hysteresis.

SDA/CDOUT

VLC

Input /

Output

2.5-5.0 V,

CMOS/Open Drain

2.5 V and 3.3/5.0 V TTL Compatible, with Hysteresis.

AD0/CS

VLC

Input

2.5 V and 3.3/5.0 V TTL Compatible, Internal pull-up.

AD1/CDIN

VLC

Input

2.5 V and 3.3/5.0 V TTL Compatible, Internal pull-up.

INT

VLC

Output

2.5-5.0 V,

CMOS/Open Drain

MUTE

VLC

Input

2.5 V and 3.3/5.0 V TTL Compatible.

DAI_SDINx

VLS

Input

2.5 V and 3.3/5.0 V TTL Compatible.

DAI_SCLK

VLS

Input

2.5 V and 3.3/5.0 V TTL Compatible.

DAI_LRCK

VLS

Input

2.5 V and 3.3/5.0 V TTL Compatible.

DAI_MCLK

VLS

Input

2.5 V and 3.3/5.0 V TTL Compatible.

SYS_CLK

VLS

Output

2.5-5.0 V, CMOS

XTI

VDX

Input

2.5 V and 3.3/5.0 V TTL Compatible, Internal pull-down.

XTO

VDX

Output

GPIOx

VDP

Input /

Output

3.3/5.0 V,

CMOS/Open Drain

3.3/5.0 V TTL Compatible.

PWMOUTAx+/-

VDP

Output

3.3/5.0 V, CMOS

PWMOUTBx+/-

VDP

Output

3.3/5.0 V, CMOS

PSR_MCLK

VDP

Output

3.3/5.0 V, CMOS

PSR_SYNC

VDP

Input

3.3/5.0 V TTL Compatible, Internal pull-up.

PSR_DATA

VDP

Input

3.3/5.0 V TTL Compatible, Internal pull-up.

PSR_EN

VDP

Output

3.3/5.0 V, CMOS

PSR_RESET

VDP

Output

3.3/5.0 V, CMOS

PS_SYNC

VDP

Output

3.3/5.0 V, CMOS

CS44800 Datasheet(PDF) 20 Page - Cirrus Logic

CS44800 Datasheet(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL