Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PM5357-BI Datasheet(PDF) 42 Page - PMC-Sierra, Inc

Part # PM5357-BI
Description  SATURN USER NETWORK INTERFACE (622-POS)
PDF  432 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5357-BI Datasheet(HTML) 42 Page - PMC-Sierra, Inc

Back Button PM5357-BI Datasheet HTML 38Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 39Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 40Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 41Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 42Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 43Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 44Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 45Page - PMC-Sierra, Inc PM5357-BI Datasheet HTML 46Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 432 page
background image
PRODUCTION
S/UNI-622-POS
PMC-Sierra, Inc.
PM5357
S/UNI-622-POS
DATASHEET
PMC-1980911
ISSUE 5
SATURN USER NETWORK INTERFACE (622-POS)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE
37
9.4
Section and Line Status DCC Pins
Pin Name
Type
Pin
No.
Function
RSDCLK
Output
AB20
The receive section DCC clock (RSDCLK) is a
192 kHz clock used to update the RSD input.
RSDCLK is generated by gapping a 216 kHz clock.
RSD
Output
AC21
The receive section DCC (RSD) signal contains the
serial section data communications channel (D1, D2
D3) extracted from the incoming stream.
RSD is updated on the falling edge of RSDCLK.
RLDCLK
Output
Y19
The receive line DCC clock (RLDCLK) is a 576 kHz
clock used to update the RLD output. RLDCLK is
generated by gapping a 2.16 MHz clock.
RLD
Output
AA20
The receive line DCC (RLD) signal contains the serial
line data communications channel (D4 - D12)
extracted from the incoming stream.
RLD is updated on the falling edge of RLDCLK.
TSDCLK
Output
B20
The transmit section DCC clock (TSDCLK) is a
192 kHz clock used to sample the TSD input.
TSDCLK is generated by gapping a 216 kHz clock.
TSD
Input
C20
The transmit section DCC (TSD) signal contains the
serial section data communications channel (D1, D2
D3). When not used, this input should be connected
to logic zero.
TSD is sampled on the rising edge of TSDCLK.
TLDCLK
Output
C19
The transmit line DCC clock (TLDCLK) is a 576 kHz
clock used to sample the TLD input. TLDCLK is
generated by gapping a 2.16 MHz clock.
TLD
Input
D19
The transmit line DCC (TLD) signal contains the
serial line data communications channel (D4 - D12).
When not used, this input should be connected to
logic zero.
TLD is sampled on the rising edge of TLDCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com