ST10F269ZX datasheet(171/184 Pages) STMICROELECTRONICS

171 / 184 page

ST10F269

171/184

21.4.13 - External Bus Arbitration

VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF (PQFP144 devices)

Note: 1. Partially tested, guaranteed by design characterization

VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF (TQFP144 devices)

Note: 1. Partially tested, guaranteed by design characterization

Symbol

Parameter

Maximum CPU Clock

= 40 MHz

Variable CPU Clock

1/2TCL = 1 to 40 MHz

Minimum

Maximum

Minimum

Maximum

t61

HOLD input setup time

to CLKOUT

–

t62

CLKOUT to HLDA high

or BREQ low delay

–

12.5

–

12.5

t63

CLKOUT to HLDA low

or BREQ high delay

–

12.5

–

12.5

t64

CSx release

–

t65

CSx drive

-4

t66

Other signals release

–

t67

Other signals drive

-4

Symbol

Parameter

Maximum CPU Clock

= 32MHz

Variable CPU Clock

1/2TCL = 1 to 32MHz

Unit

Minimum

Maximum

Minimum

Maximum

t61

HOLD input setup time

to CLKOUT

–

t62

CLKOUT to HLDA high

or BREQ low delay

–

15.625

–

15.625

t63

CLKOUT to HLDA low

or BREQ high delay

–

15.625

–

15.625

t64

CSx release

–15

–

t65

CSx drive

-4

t66

Other signals release

–15

–

t67

Other signals drive

-4

ST10F269ZX Datasheet(PDF) 171 Page - STMicroelectronics

ST10F269ZX Datasheet(HTML) 171 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL