PPC440SP-RNC667C datasheet(81/85 Pages) AMCC

81 / 85 page

PowerPC 440SP Embedded Processor

Revision 1.23 - Sept 26, 2006

AMCC Proprietary

Data Sheet

Figure 10 shows the data strobe (DQS) and the data to be coincident. There is actually a slight skew as specified

by the SDRAM specifications, and there can be additional skew due to loading and signal routing. It is

recommended that the signal length for all of the eight DQS signals be matched.

Figure 10. DDR SDRAM Memory Data and DQS

Table 20. DDR SDRAM I/O Read Timing—TSD and THD

Notes:

1. TSD and THD are measured under worst case conditions.

2. Clock speed for the values in the table is 333.33MHz.

3. The time values in the table include 1/4 of a cycle at 166MHz (3ns x 0.25 = 0.75 ns).

4. To obtain adjusted TSD and THD values for lower clock frequencies, subtract 0.75 ns from the values in the table and add 1/4

of the cycle time for the lower clock frequency (e.g., TSD - 0.75 + 0.25TCYC).

Signal Names

Reference Signal

Read Data vs DQS Setup

TSD (ns)

Read Data vs DQS Hold

THD (ns)

MemData00:07

DQS0

0.00

1.00

MemData08:15

DQS1

0.00

1.00

MemData16:23

DQS2

0.00

1.00

MemData24:31

DQS3

0.00

1.00

MemData32:39

DQS4

0.00

1.00

MemData40:47

DQS5

0.00

1.00

MemData48:55

DQS6

0.00

1.00

MemData56:63

DQS7

0.00

1.00

ECC0:7

DQS8

0.00

1.00

DQS

MemData

TSD

THD

PPC440SP-RNC667C Datasheet(PDF) 81 Page - Applied Micro Circuits Corporation

PPC440SP-RNC667C Datasheet(HTML) 81 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL