PPC440SPE-RNB667C datasheet(77/80 Pages) AMCC

77 / 80 page

PowerPC 440SPe Embedded Processor

Revision 1.23 - Sept 21, 2006

AMCC Proprietary

Preliminary Data Sheet

Initialization

The PPC440SPe provides the option for setting initial parameters based on default values or by reading them from

a serial “bootstrap” ROM attached to the IIC0 bus. These options are defined by strapping on three external pins

(see “Strapping” below).

Strapping

While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable certain default

initial conditions prior to PPC440SPe start-up. The actual capture instant is the nearest SysClk edge before the

deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0)

resistors to select the desired default conditions. They are used for strap functions only during reset. Following

reset they are used for normal functions.

The following table lists the strapping pins along with their functions and strapping options:

Serial Bootstrap ROM

During reset, if the serial device is enabled, initial conditions can be read from a ROM connected to the IIC0 port. In

this case, at the de-assertion of SysReset, the PPC440SPe sequentially reads up to 32 bytes from the ROM device

on the IIC0 port and sets the SDR0_SDSTP0 - SDR0_SDSTP7 registers accordingly.

The initialization settings and their default values are covered in detail in the PPC440SPe Embedded Processor

User’s Manual.

Table 21. Strapping Pin Assignments

Function

Option

Pin Strapping

Bit 0

H13

(UART0_DCD)

Bit 1

C12

(UART0_DSR)

Bit2

B08

(UART0_CTS)

Serial Bootstrap ROM is disabled (Bit 0 off).

Refer to the IIC Bootstrap Controller chapter in the

PPC440SPe Embedded Processor User’s Manual

for details.

Boot from EBC

Boot from PCI

Serial Bootstrap ROM is enabled (Bit 0 on).

The options being selected are the IIC0 slave

address that responds with strapping data and

reading 128 bits from the Bootstrap ROM.

0x54

0x50

Serial Bootstrap ROM is enabled (Bit 0 on).

The options being selected are the IIC0 slave

address that responds with strapping data and

reading 256 bits from the Bootstrap ROM.

0x54

0x50

PPC440SPE-RNB667C Datasheet(PDF) 77 Page - Applied Micro Circuits Corporation

PPC440SPE-RNB667C Datasheet(HTML) 77 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Download

Link URL