MPC8280 datasheet(272/1386 Pages) FREESCALE

272 / 1386 page

60x Signals

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

7-14

Freescale Semiconductor

7.2.7.2.1

Data Bus Parity (DP[0–7])—Output

Following are the state meaning and timing comments for the DP[0–7] output signals.

State Meaning

Asserted/Negated—Represents odd parity for each of 8 bytes of data write

transactions. Odd parity means that an odd number of bits, including the parity bit,

are driven high. The signal assignments are listed in Table 7-2.

Timing Comments

Assertion/Negation—The same as the data bus.

High Impedance—The same as the data bus.

7.2.7.2.2

Data Bus Parity (DP[0–7])—Input

Following are the state meaning and timing comments for the DP input signals.

State Meaning

Asserted/Negated—Represents odd parity for each byte of read data. Parity is

checked on all data byte lanes, regardless of the size of the transfer. Detected even

parity causes a checkstop if data parity errors are enabled in the BCS[PAR_EN].

Timing Comments

Assertion/Negation—The same as D[0–63].

7.2.8

Data Transfer Termination Signals

Data termination signals are required after each data beat in a data transfer. Note that in a single-beat

transaction that is not a port-size transfer, the data termination signals also indicate the end of the tenure.

In burst or port size accesses, the data termination signals apply to individual beats and indicate the end of

the tenure only after the final data beat. For a detailed description of how these signals interact, see

Section 8.5, “Data Tenure Operations.”

7.2.8.1

Transfer Acknowledge (TA)

The transfer acknowledge (TA) signal is both input and output on the MPC8280.

Table 7-2. DP[0–7] Signal Assignments

Signal Name

Data Bus Signal Assignments

DP0

D[0–7]

DP1

D[8–15

DP2

D[16–23]

DP3

D[24–31]

DP4

D[32–39]

DP5

D[40–47]

DP6

D[48–55]

DP7

D[56–63]

MPC8280 Datasheet(PDF) 272 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 272 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL