Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

TMPR4937 Datasheet(PDF) 338 Page - Toshiba Semiconductor

Part # TMPR4937
Description  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 338 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 334Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 335Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 336Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 337Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 338Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 339Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 340Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 341Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 342Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 338 / 552 page
background image
Chapter 10 PCI Controller
10-80
10.4.49 P2G I/O Space G-Bus Base Address Register (P2GIOGBASE)
0xD198
63
48
Reserved
: Type
: Initial value
47
39
38
37
36
35
32
Reserved
P2GIOEN
BSWAP
EXFER
BA[35:32]
R/W
R/W
R/W
R/W
: Type
0x0 0x0/0x1 0x1/0x0
0x0
: Initial value
31
16
BA[31:16]
R/W
: Type
0x0000
: Initial value
15
8
7
0
BA[15:8]
Reserved
R/W
: Type
0x00
: Initial value
Bit
Mnemonic
Field Name
Description
Read/Write
63:39
Reserved
⎯
38
P2GIOEN
I/O Space Enable Target I/O Space Enable (Default: 0x0) Controls whether the I/O Space for
target access is valid or invalid.
When this bit is set to invalid, Writes to the I/O Space Base Address
Register of the PCI Configuration Register become invalid. Also, “0” is
returned to Reads as a response.
1: Validates I/O Space for target access.
0: Invalidates I/O Space for target access.
R/W
37
BSWAP
Byte Swap
Byte Swap Disable
(Default: Little Endian Mode: 0x1; Big Endian Mode: 0x0) Sets the byte
swapping of the I/O Space for target access.
1: Do not perform byte swapping.
0: Perform byte swapping.
Please use the default state in most situations. If this bit is changed to “1”
when in the Big Endian Mode, the byte order of transfer to the I/O Space
through DWORD (32-bit) access will not change.
R/W
36
EXFER
Endian Transfer
Endian Transfer
(Default: Little Endian Mode: 0x0; Big Endian Mode: 0x1) Sets the Endian
Transfer of the I/O Space for target access.
1: Performs Endian Transfer.
0: Does not perform Endian Transfer.
Please use the default state.
R/W
35:8
BA[35:8]
Memory Space
Base Address 2
Base Address 2 (Default: 0x000)
Sets the G-Bus base bus address of the I/O Space for target access. Can
set the base address in 256-byte units.
R/W
7:1
Reserved
⎯
Figure 10.4.47 P2G I/O Space G-Bus Base Address Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com