Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMPR4937 Datasheet(PDF) 239 Page - Toshiba Semiconductor

Part # TMPR4937
Description  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 239 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 235Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 236Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 237Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 238Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 239Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 240Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 241Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 242Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 243Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 239 / 552 page
background image
Chapter 9 SDRAM Controller
9-23
9.4.4
ECC Control Register (ECCCR)
0xA000
63
56
55
48
MDLNO
VERNO
0x10
0x10
:Type
:Initial value
47
32
Reserved
:Type
:Initial value
31
24
23
17
16
DECC
Reserved
DM
R/W
R/W :Type
0
0
0
0
0
0
0
0
0
:Initial value
15
11
10
9
8
7
1
0
Reserved
MEB
MEI
SEI
Reserved
ECCE
R/W
R/W
R/W
R/W :Type
0
0
0
0
:Initial value
Bit
Mnemonic
Field Name
Description
Read/Write
63:56
MDLNO
Model Number
Model Number (Default: 0x10)
Indicates the model number. The default value for the TX4937 is 0x10.
This field is Read Only.
R
55:48
VERNO
Version Number
Address Mask (Default: 0x10)
Indicates the version number. The default value for the TX4937 is 0x10.
This field is Read Only.
R
47:32
—
—
Reserved
⎯
31:24
DECC
Diagnostic ECC
Diagnostic ECC (Default: 0x00)
The value set by this field is output from CB[7:0] as the check code when
the DM bit is set to “Enable.”
R/W
23:17
—
—
Reserved
⎯
16
DM
Diagnostic Mode
ECC Diagnostic Mode (Default: 0)
Specifies whether to use the Diagnostic Mode.
0: Disable
1: Enable
R/W
15:11
—
—
Reserved
⎯
10
MEB
Multi-Bit Error
Bus Error Enable
Multi-Bit Error Bus Error Enable (Default: 0)
Specifies whether to generate a bus error when a multi-bit error occurs.
When this function is enabled, an NMI is generated for RMW* errors
occurring during a Write operation to the TX49/H3 core. Bus errors are
generated for all other operations.
0: Disable
1: Enable
R/W
9
MEI
Multi-Bit Error
Interrupt Enable
Multi-Bit Error Interrupt Enable (Default: 0)
Specifies whether to generate an interrupt during a multi-bit error.
0: Disable
1: Enable
R/W
Figure 9.4.4 ECC Control Register (1/2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com