TMPR4937 datasheet(312/552 Pages) TOSHIBA

312 / 552 page

Chapter 10 PCI Controller

10-54

10.4.27 PCI Bus Arbiter Broken Master Register (PBABM)

0xD110

This register indicates the acknowledged Broken Master. This register sets the bit that corresponds to

the PCI Master device that was acknowledged as the Broken Master when the Broken Master Check

Enable bit (BMCEN) in the PCI Bus Arbiter Configuration Register (PBACFG) is set.

Regardless of the value of the Broken Master Check Enable bit, a PCI Master device is removed from

the arbitration scheme when “1” is written to the corresponding BM bit.

This register must be cleared to “0” since bit mapping changes, making this register value invalid

when the PCI Bus Arbiter Request Port Register (PBAREQPORT) is changed.

This register is only valid when using the on-chip PCI Bus Arbiter.

Reserved

: Type

: Initial value

Reserved

BM_A BM_B BM_C BM_D BM_W BM_X BM_Y BM_Z

R/W

: Type

0x00

: Initial value

Bit

Mnemonic

Field Name

Description

Read/Write

31:8

Reserved

⎯

BM_A

Broken Master

Broken Master A (Default: 0)

Indicates whether PCI Bus Master A is a Broken Master.

1: PCI Bus Master A was acknowledged as a Broken Master.

0: PCI Bus Master A was not acknowledged as a Broken Master.

R/W

BM_B

Broken Master

Broken Master B (Default: 0)

Indicates whether PCI Bus Master B is a Broken Master.

1: PCI Bus Master B was acknowledged as a Broken Master.

0: PCI Bus Master B was not acknowledged as a Broken Master.

R/W

BM_C

Broken Master

Broken Master C (Default: 0)

Indicates whether PCI Bus Master C is a Broken Master.

1: PCI Bus Master C was acknowledged as a Broken Master.

0: PCI Bus Master C was not acknowledged as a Broken Master.

R/W

BM_D

Broken Master

Broken Master D (Default: 0)

Indicates whether PCI Bus Master D is a Broken Master.

1: PCI Bus Master D was acknowledged as a Broken Master.

0: PCI Bus Master D was not acknowledged as a Broken Master.

R/W

BM_W

Broken Master

Broken Master W (Default: 0)

Indicates whether PCI Bus Master W is a Broken Master.

1: PCI Bus Master W was acknowledged as a Broken Master.

0: PCI Bus Master W was not acknowledged as a Broken Master.

R/W

BM_X

Broken Master

Broken Master X (Default: 0)

Indicates whether PCI Bus Master X is a Broken Master.

1: PCI Bus Master X was acknowledged as a Broken Master.

0: PCI Bus Master X was not acknowledged as a Broken Master.

R/W

BM_Y

Broken Master

Broken Master Y (Default: 0)

Indicates whether PCI Bus Master Y is a Broken Master.

1: PCI Bus Master Y was acknowledged as a Broken Master.

0: PCI Bus Master Y was not acknowledged as a Broken Master.

R/W

BM_Z

Broken Master

Broken Master Z (Default: 0)

Indicates whether PCI Bus Master Z is a Broken Master.

1: PCI Bus Master Z was acknowledged as a Broken Master.

0: PCI Bus Master Z was not acknowledged as a Broken Master.

R/W

Figure 10.4.25 PCI Bus Arbiter Broken Master Register

TMPR4937 Datasheet(PDF) 312 Page - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 312 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL