Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMPR4937 Datasheet(PDF) 331 Page - Toshiba Semiconductor

Part # TMPR4937
Description  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 Datasheet(HTML) 331 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 327Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 328Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 329Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 330Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 331Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 332Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 333Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 334Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 335Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 331 / 552 page
background image
Chapter 10 PCI Controller
10-73
Bit
Mnemonic
Field Name
Description
Read/Write
4
TCAR
Target
Configuration
Access Ready
Target Configuration Access Ready (Default: 0x0/0x1)
Specifies whether to accept PCI access as a target.
PCI controller receives a target access, when this bit is 1 and
PCISTATUS.E2PDONE bit is 1.
Configuration access from the PCI Bus can be accepted during PCI Boot
up after initialization from EEPROM or after each initialization ends. Please
use the software to set this bit after initialization ends. Retry response to
PCI configuration access is performed until this bit is set.
This bit becomes “1” only when in the PCI Boot Mode and the Satellite
Mode. Operation when this bit is set to “1” then reset to “0” is not defined.
1: Responds to PCI target access.
0: Performs a Retry response to PCI target access.
R/W
3
ICAEN
Initiator
Configuration
Access Enable
Initiator Configuration Access Enable (Default: 0x1)
Controls initiator PCI configuration access using the G2P Configuration
Address Register (G2PCFGADRS) and the G2P Configuration Data
Register (G2PCFGDATA). This is a diagnostic function.
1: Initiator configuration access is possible.
0: Initiator configuration access is not possible.
R/W
2
LCFG
Load
Configuration
Data Register
Load PCI Configuration Data Register (Default: 0x0)
When a software reset is performed on this bit using the Software Reset bit
(PCICFG.SRST) when this bit is already set, data is loaded to the
Configuration Space Register from the Configuration Data 0/1/2/3 Register.
1: Load from the Configuration Data 0/1/2/3 Register.
0: Load from EEPROM.
R/W
1:0
Reserved
⎯
Figure 10.4.41 PCI Controller Configuration Register (3/3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com