Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3422 Datasheet(PDF) 122 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 122 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 118Page - STMicroelectronics UPSD3422 Datasheet HTML 119Page - STMicroelectronics UPSD3422 Datasheet HTML 120Page - STMicroelectronics UPSD3422 Datasheet HTML 121Page - STMicroelectronics UPSD3422 Datasheet HTML 122Page - STMicroelectronics UPSD3422 Datasheet HTML 123Page - STMicroelectronics UPSD3422 Datasheet HTML 124Page - STMicroelectronics UPSD3422 Datasheet HTML 125Page - STMicroelectronics UPSD3422 Datasheet HTML 126Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 293 page
background image
I2C interface
uPSD34xx
122/293
Table 55.
Selection of the SCL Frequency in Master Mode based on fOSC Examples
Note:
1
These values are beyond the bit rate supported by uPSD34xx.
23.9
I2C interface status register (S1STA)
The S1STA register provides status regarding immediate activity and the current state of
operation on the I2C bus. All bits in this register are read-only except bit 5, INTR, which is
the interrupt flag.
23.9.1
Interrupt conditions
If the I2C interrupt is enabled (EI2C = 1 in SFR named IEA, and EA =1 in SFR named IE),
and the SIOE is initialized, then an interrupt is automatically generated when any one of the
following five events occur:
●
When the SIOE receives an address that matches the contents of the SFR, S1ADR.
Requirements: SIOE is in Slave Mode, and bit AA = 1 in the SFR S1CON.
●
When the SIOE receives General Call address. Requirments: SIOE is in Slave Mode,
bit AA = 1 in the SFR S1CON
●
When a complete data byte has been received or transmitted by the SIOE while in
Master mode. The interrupt will occur even if the Master looses arbitration.
●
When a complete data byte has been received or transmitted by the SIOE while in
selected Slave mode.
●
A STOP condition on the bus has been recognized by the SIOE while in selected Slave
mode.
Selected Slave mode means the device address sent by the Master device at the beginning
of the current data transfer matched the address stored in the S1ADR register.
If the I2C interrupt is not enabled, the MCU may poll the INTR flag in S1STA.
CR2
CR1
CR0
fOSC
Divided
by:
Bit Rate (kHz) @ fOSC
12MHz
fOSC
24MHz
fOSC
36MHz
fOSC
40MHz
fOSC
0
0
0
32
375
750
X(1)
X(1)
0
0
1
48
250
500
750
833
0
1
0
60
200
400
600
666
0
1
1
120
100
200
300
333
1
0
0
240
50
100
150
166
1
0
1
480
25
50
75
83
1
1
0
960
12.5
25
37.5
41
1
1
1
1920
6.25
12.5
18.75
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com