Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3422 Datasheet(PDF) 244 Page - STMicroelectronics

Part # UPSD3422
Description  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 Datasheet(HTML) 244 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 240Page - STMicroelectronics UPSD3422 Datasheet HTML 241Page - STMicroelectronics UPSD3422 Datasheet HTML 242Page - STMicroelectronics UPSD3422 Datasheet HTML 243Page - STMicroelectronics UPSD3422 Datasheet HTML 244Page - STMicroelectronics UPSD3422 Datasheet HTML 245Page - STMicroelectronics UPSD3422 Datasheet HTML 246Page - STMicroelectronics UPSD3422 Datasheet HTML 247Page - STMicroelectronics UPSD3422 Datasheet HTML 248Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 244 / 293 page
background image
PSD module
uPSD34xx
244/293
Table 145.
Power management mode register PMMR2 (address = csiop + offset B4h)
Note:
The bits of this register are cleared to zero following Power-up. Subsequent Reset (RST)
pulses do not clear the registers.
Note:
1
Blocking bits should be set to logic ’1’ only if the signal is not needed in a DPLD or GPLD
logic equation.
Table 146.
Power Management Mode Register PMMR3 (address = csiop + offset C7h)
Note:
The bits of this register are cleared to zero following Power-up. Subsequent Reset (RST)
pulses do not clear the registers.
Bit 0
X
0
Not used, and should be set to zero.
Bit 1
X
0
Not used, and should be set to zero.
Bit 2
Blocking Bit,
WR to
PLDs(1)
0 =
on
8032 WR input to the PLD Input Bus is not blocked.
1 =
off
8032 WR input to PLD Input Bus is blocked, saving power.
Bit 3
Blocking Bit,
RD to
PLDs(1)
0 =
on
8032 RD input to the PLD Input Bus is not blocked.
1 =
off
8032 RD input to PLD Input Bus is blocked, saving power.
Bit 4
Blocking Bit,
PSEN to
PLDs(1)
0 =
on
8032 PSEN input to the PLD Input Bus is not blocked.
1 =
off
8032 PSEN input to PLD Input Bus is blocked, saving power.
Bit 5
Blocking Bit,
ALE to
PLDs(1)
0 =
on
8032 ALE input to the PLD Input Bus is not blocked.
1 =
off
8032 ALE input to PLD Input Bus is blocked, saving power.
Bit 5
Blocking Bit,
PC7 to
PLDs(1)
0 =
on
Pin PC7 input to the PLD Input Bus is not blocked.
1 =
off
Pin PC7 input to PLD Input Bus is blocked, saving power.
Bit 7
X
0
Not used, and should be set to zero.
Bit 0
X
0
Not used, and should be set to zero.
Bit 1
FORCE_PD
0 =
off
APD counter will cause Power-Down Mode if APD is enabled.
1 =
on
Power-Down mode will be entered immediately regardless of APD
activity.
Bit 3-
7
X
0
Not used, and should be set to zero.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com