Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AM79C961AVC Datasheet(PDF) 21 Page - Advanced Micro Devices

Part # AM79C961AVC
Description  PCnet??ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
PDF  206 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C961AVC Datasheet(HTML) 21 Page - Advanced Micro Devices

Back Button AM79C961AVC Datasheet HTML 17Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 18Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 19Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 20Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 21Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 22Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 23Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 24Page - Advanced Micro Devices AM79C961AVC Datasheet HTML 25Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 206 page
background image
Am79C961A
21
SHFBUSY
Shift Busy
Input/Output
This pin indicates that a read from the external
EEPROM is in progress. It is active only when data is
being shifted out of the EEPROM due to a hardware
RESET or assertion of the EE_LOAD bit (ISACSR3, bit
14). If this pin is left unconnected or pulled low with a
pull-down resistor, an EEPROM checksum error is
forced. Normally, this pin should be connected to VCC
through a 10K
Ω pull-up resistor.
EECS
EEPROM CHIP SELECT
Output
This signal is asserted when read or write accesses
are being performed to the EEPROM. It is controlled by
ISACSR3. It is driven at Reset during EEPROM Read.
SLEEP
Sleep
Input
When SLEEP pin is asserted (active LOW), the PC-
net-ISA II controller performs an internal system reset
and proceeds into a power savings mode. All outputs
will be placed in their normal reset condition. All PC-
net-ISA II controller inputs will be ignored except for the
SLEEP pin itself. Deassertion of SLEEP results in the
device waking up. The system must delay the starting
of the network controller by 0.5 seconds to allow inter-
nal analog circuits to stabilize.
XTAL1
Crystal Connection
Input
The internal clock generator uses a 20 MHz crystal that
is attached to pins XTAL1 and XTAL2. Alternatively, an
external 20 MHz CMOS-compatible clock signal can be
used to drive this pin. Refer to the section on External
Crystal Characteristics for more details.
XTAL2
Crystal Connection
Output
The internal clock generator uses a 20 MHz crystal that
is attached to pins XTAL1 and XTAL2. If an external
clock is used, this pin should be left unconnected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com