AD7124-8BBCPZ datasheet(78/95 Pages) AD

78 / 95 page

Data Sheet

AD7124-8

APPLICATIONS INFORMATION

analog.com

Rev. F | 78 of 95

voltages are selectable as inputs to the ADC. Thus, the user can

periodically check these voltages to confirm whether they are within

the system specification. In addition, the user can check that the

LDO voltages are within specification. The conversion process and

calibration process can also be checked. This ensures that any

invalid conversions or calibrations are flagged to the user.

Finally, the CRC check, SCLK counter, and the SPI read/write

checks make the interface more robust as any read/write operation

that is not valid is detected. The CRC check highlights if any bits

are corrupted when being transmitted between the processor and

the ADC.

VBIAS

SERIAL

INTERFACE

AND

CONTROL

LOGIC

INTERNAL

CLOCK

DIAGNOSTICS

CHANNEL

SEQUENCER

DIGITAL

FILTER

CLK

AVDD

AIN0

X-MUX

AVDD

REFERENCE

DETECT

DOUT/RDY

SCLK

IOVDD

VDD

TEMP

SENSOR

DIN

SYNC

AVSS

NOTES

1. SIMPLIFIED BLOCK DIAGRAM SHOWN.

AVSS

PSW

OUT+

OUT–

IN+

IN–

REFIN1(–)

REFIN1(+)

RREF

OUT+

OUT–

IN+

IN–

AIN1

AIN2

AIN3

AIN12

AIN13

REFIN2(+)

REFIN2(–)

PGA

Σ-Δ

ADC

AD7124-8

REGCAPA

REGCAPD

AVSS

DGND

Figure 128. Flowmeter Application

AD7124-8BBCPZ Datasheet(PDF) 78 Page - Analog Devices

AD7124-8BBCPZ Datasheet(HTML) 78 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL